ifndef verilog
时间: 2023-10-26 22:23:11 浏览: 99
verilog 例程
`ifndef是Verilog语言中的条件编译指令,与`ifdef是相反的。当其后的标识符未被定义时,则编译后续的代码段。比如在Verilog代码中使用`ifndef verilog,当verilog这个标识符未被定义时,编译后续的代码。<span class="em">1</span><span class="em">2</span><span class="em">3</span>
#### 引用[.reference_title]
- *1* *2* [Verilog语法之条件编译指令`ifdef, `ifndef,`else, `elsif, `endif](https://blog.csdn.net/wuzhikaidetb/article/details/128271376)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_2"}}] [.reference_item style="max-width: 50%"]
- *3* [关于Verilog语法之“`ifdef”“`ifndef”“`define”“endif”的理解](https://blog.csdn.net/m0_60816630/article/details/130727348)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_2"}}] [.reference_item style="max-width: 50%"]
[ .reference_list ]
阅读全文