verilog IBUFG

IBUFGDS在Verilog中是一个专用的差分信号输入缓冲器，用于连接时钟信号BUFG或DCM。它具有两个独立的电平接口（I和IB），其中一个被认为是主信号，另一个被认为是从信号。主信号和从信号是相同的逻辑信号，但相位相反。IBUFGDS可以在差分输入时使用，而OBUFDS用于差分输出。此外，IBUFDS是差分输入的通用输入缓冲器，而所有这些缓冲器都是用于时钟和信号管理。<span class="em">1</span><span class="em">2</span><span class="em">3</span>
#### 引用[.reference_title]
- *1* *2* [IBUFDS、IBUFGDS和OBUFDS](https://blog.csdn.net/qq_38708943/article/details/116094057)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_1"}}] [.reference_item style="max-width: 50%"]
- *3* [Xilinx 7 series设计单元Buffer与IO——BUFG、IBUFG、IBUFDS_GTE2等](https://blog.csdn.net/qq_34070723/article/details/103749439)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_1"}}] [.reference_item style="max-width: 50%"]
[ .reference_list ]