crc校验verilog
时间: 2023-09-10 15:06:14 浏览: 170
CRC校验Verilog是一种用于生成Verilog代码的工具,可以根据选定的CRC多项式自动生成代码,从而减轻项目的开发量。这个工具可以根据指定的数据宽度和多项式生成Verilog或VHDL代码。使用这个工具可以简化CRC校验的实现过程,使得开发更加方便。如果你对CRC校验Verilog感兴趣,可以自行下载并使用这个工具。<span class="em">1</span><span class="em">2</span><span class="em">3</span>
#### 引用[.reference_title]
- *1* [CRC校验Verilog代码生成器](https://download.csdn.net/download/sz_woshishazi/87376687)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_2"}}] [.reference_item style="max-width: 50%"]
- *2* *3* [基于verilog的CRC校验(汇总)](https://blog.csdn.net/I_LOVE_MCU/article/details/126050301)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_2"}}] [.reference_item style="max-width: 50%"]
[ .reference_list ]
阅读全文