xilinx 异步复位
时间: 2023-08-28 07:05:47 浏览: 41
异步复位是指在设计中,复位信号的变化与时钟信号无关。在Xilinx FPGA中,异步复位与同步复位在复位结果本身没有太大的影响,但是异步复位相对于同步复位会耗费更多的资源。因此,Xilinx推荐使用同步复位来节省资源,特别是对于某些资源如DSP48E或BRAM。在Xilinx FPGA中,如果想要实现同步复位,需要额外消耗更多的资源。<span class="em">1</span><span class="em">2</span><span class="em">3</span>
#### 引用[.reference_title]
- *1* *2* [Xilinx FPGA异步复位同步释放——同步后的复位当作同步复位还是异步复位?【FPGA探索者】](https://blog.csdn.net/DengFengLai123/article/details/113761333)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v92^chatsearchT0_1"}}] [.reference_item style="max-width: 50%"]
- *3* [SystemVerilog-时序逻辑建模(4)同步和异步复位](https://blog.csdn.net/Pieces_thinking/article/details/129106976)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v92^chatsearchT0_1"}}] [.reference_item style="max-width: 50%"]
[ .reference_list ]