将逻辑函数: F=A＋B用VHDL语言表达出来。

entity logic_func is
port (A, B : in std_logic;
F : out std_logic);
end entity;

architecture behavior of logic_func is
begin
F <= A xor B;
end architecture;