TI-ADC09SJ800-Q1 Automobile Grade 9-bit 800-MSPS Analog-to-Digital Converter

需积分: 5 29 浏览量更新于2024-06-28 4 收藏 4.78MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

TI-ADC09SJ800-Q1.pdf TI-ADC09SJ800-Q1是一款高性能的模拟数字转换器（ADC），由德州仪器（TI）公司开发，专门为汽车应用设计。该器件具有高分辨率、高速采样和低噪音等特点，适合高频信号采样和处理。 **AEC-Q100认证** TI-ADC09SJ800-Q1获得了AEC-Q100认证，该认证是汽车电子行业的国际标准，确保该器件能够在高温和低温环境下稳定工作。该器件的工作温度范围为-40°C到+125°C，满足汽车应用对温度的要求。 **ADC Core** TI-ADC09SJ800-Q1的ADC核心采用9位分辨率，非交织架构，内部dither技术减少高次谐波，确保采样信号的准确性和可靠性。 **性能规格** TI-ADC09SJ800-Q1的性能规格如下： * 信噪比（SNR）：53.5 dBFS（-1 dBFS, 97 MHz） * 有效数字位数（ENOB）：8.51 Bits（-1 dBFS, 97 MHz） * 谐波抑制比（SFDR）：64 dBFS（-1 dBFS, 97 MHz） * 噪音底（Noise Floor）：-140.5 dBFS/Hz（-20 dBFS, 97 MHz） **输入特性** TI-ADC09SJ800-Q1的输入电压为800 mVPP-DIFF，满足高速信号采样要求。其输入带宽为6 GHz，能够满足高速信号处理需求。 **JESD204C串行数据接口** TI-ADC09SJ800-Q1采用JESD204C串行数据接口，支持2到8个（Quad/Dual channel）或1到4个（Single channel）总的SerDes通道。该接口的最大 baud 率为17.16 Gbps，支持64B/66B和8B/10B编码模式，subclass-1支持确定性延迟，兼容JESD204B接收器。 **时钟生成** TI-ADC09SJ800-Q1具有可选的内部采样时钟生成功能，内部PLL和VCO频率范围为7.2-8.2 GHz。该功能能够简化系统时钟设计和布线。 **SYSREF窗口同步** TI-ADC09SJ800-Q1支持SYSREF窗口同步机制，确保采样数据的同步和可靠性。 **时钟输出** TI-ADC09SJ800-Q1具有四个时钟输出，能够简化系统时钟设计和布线，为FPGA或相邻ADC提供参考时钟信号，同时也可以为SerDes transceiver提供参考时钟信号。 TI-ADC09SJ800-Q1是一款高性能的模拟数字转换器，适合高速信号采样和处理，广泛应用于汽车电子、通讯、医疗电子等领域。

资源详情

资源推荐

7.6 Electrical Characteristics: Power Consumption

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V,

default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 800 MSPS, filtered 1 V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

VA19

1.9-V analog supply current

Power mode 1a: Quad channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), FG

calibration, PLL_EN = 0, f

= 800 MSPS,

High Performance Mode

664 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 461 mA

VD11

1.1-V digital supply current 384 mA

DIS

Power dissipation 2.18 W

VA19

1.9-V analog supply current

Power mode 1b: Dual channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), FG

calibration, PLL_EN = 0, f

= 800 MSPS,

High Performance Mode

388 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 346 mA

VD11

1.1-V digital supply current 243 mA

DIS

Power dissipation 1.38 W

VA19

1.9-V analog supply current

Power mode 1c: Single channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), FG

calibration, PLL_EN = 0, f

= 800 MSPS,

High Performance Mode

255 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 321 mA

VD11

1.1-V digital supply current 160 mA

DIS

Power dissipation 1.01 W

VA19

1.9-V analog supply current

Power mode 2a: Quad channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 0, f

= 800 MSPS,

Low Power Mode

574 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 355 mA

VD11

1.1-V digital supply current 326 mA

DIS

Power dissipation 1.84

(1)

VA19

1.9-V analog supply current

Power mode 2b: Dual channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 0, f

= 800 MSPS,

Low Power Mode

346 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 306 mA

VD11

1.1-V digital supply current 199 mA

DIS

Power dissipation 1.21

(1)

VA19

1.9-V analog supply current

Power mode 2c: Single channel, JMODE

8 (9-bit, 4 lanes, 64B/66B encoding),

LPBG calibration, PLL_EN = 0, f

= 800

MSPS, Low Power Mode

237 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 282 mA

VD11

1.1-V digital supply current 147 mA

DIS

Power dissipation 0.92

(1)

ADC09DJ800-Q1, ADC09QJ800-Q1, ADC09SJ800-Q1

SBASA53 – JULY 2021

www.ti.com

16 Submit Document Feedback

Product Folder Links: ADC09DJ800-Q1 ADC09QJ800-Q1 ADC09SJ800-Q1

7.6 Electrical Characteristics: Power Consumption (continued)

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V,

default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 800 MSPS, filtered 1 V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

VA19

1.9-V analog supply current

Power mode 3a: Quad channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 1, PLLREF_SE = 1,

REF

= 50 MHz, TRIGOUT± enabled, f

800 MSPS, Low Power Mode

575 mA

VPLL19

PLL analog supply current 60 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 5.5 mA

VA11

1.1-V analog supply current 340 mA

VD11

1.1-V digital supply current 325 mA

DIS

Power dissipation 1.97

(1)

VA19

1.9-V analog supply current

Power mode 3b: Dual channel, JMODE 8

(9-bit, 4 lanes, 64B/66B encoding), LPBG

calibration, PLL_EN = 1, PLLREF_SE = 1,

REF

= 50 MHz, TRIGOUT± enabled, f

800 MSPS, Low Power Mode

348 mA

VPLL19

PLL analog supply current 59 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 5.5 mA

VA11

1.1-V analog supply current 290 mA

VD11

1.1-V digital supply current 198 mA

DIS

Power dissipation 1.34

(1)

VA19

1.9-V analog supply current

Power mode 3c: Single channel,

JMODE 8 (9-bit, 4 lanes, 64B/66B

encoding), LPBG calibration, PLL_EN =

1, PLLREF_SE = 1, f

REF

= 50 MHz,

TRIGOUT± enabled, f

= 800 MSPS, Low

Power Mode

238 mA

VPLL19

PLL analog supply current 59 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 5.5 mA

VA11

1.1-V analog supply current 265 mA

VD11

1.1-V digital supply current 148 mA

DIS

Power dissipation 1.06

(1)

VA19

1.9-V analog supply current

Power mode 4a: Quad channel, JMODE

7 (8-bit, 4 lanes, 64B/66B encoding), FG

calibration, PLL_EN = 0, f

= 800 MSPS,

Low Power Mode

550 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 330 mA

VD11

1.1-V digital supply current 245 mA

DIS

Power dissipation 1.68 W

VA19

1.9-V analog supply current

Power mode 4b: Dual channel, JMODE

7 (8-bit, 4 lanes, 64B/66B encoding), FG

calibration, PLL_EN = 0, f

= 800-MSPS,

Low Power Mode

333 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 283 mA

VD11

1.1-V digital supply current 152 mA

DIS

Power dissipation 1.11 W

VA19

1.9-V analog supply current

Power mode 4c: Single channel, JMODE

7 (8-bit, 4 lanes, 64B/66B encoding), FG

calibration, PLL_EN = 0, f

= 800-MSPS,

Low Power Mode

224 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 260 mA

VD11

1.1-V digital supply current 112 mA

DIS

Power dissipation 0.84 W

www.ti.com

ADC09DJ800-Q1, ADC09QJ800-Q1, ADC09SJ800-Q1

SBASA53 – JULY 2021

Submit Document Feedback

Product Folder Links: ADC09DJ800-Q1 ADC09QJ800-Q1 ADC09SJ800-Q1

7.6 Electrical Characteristics: Power Consumption (continued)

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V,

default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 800 MSPS, filtered 1 V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

VA19

1.9-V analog supply current

Power mode 5a: Quad channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), BG

calibration, PLL_EN = 1, PLLREF_SE = 0,

REF

= 50 MHz, TRIGOUT± enabled, f

800 MSPS, High Performance Mode

814 mA

VPLL19

PLL analog supply current 60 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 5.5 mA

VA11

1.1-V analog supply current 522 mA

VD11

1.1-V digital supply current 384 mA

DIS

Power dissipation 2.68 W

VA19

1.9-V analog supply current

Power mode 5b: Dual channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), BG

calibration, PLL_EN = 1, PLLREF_SE = 0,

REF

= 50 MHz, TRIGOUT± enabled, f

800 MSPS, High Performance Mode

524 mA

VPLL19

PLL analog supply current 58 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 5.5 mA

VA11

1.1-V analog supply current 398 mA

VD11

1.1-V digital supply current 247 mA

DIS

Power dissipation 1.85 W

VA19

1.9-V analog supply current

Power mode 5c: Single channel, JMODE

0 (9-bit, 8 lanes, 8B/10B encoding), BG

calibration, PLL_EN = 1, PLLREF_SE = 0,

REF

= 50 MHz, TRIGOUT± enabled, f

800 MSPS, High Performance Mode

386 mA

VPLL19

PLL analog supply current 58 mA

VREFO

PLLREFO± analog supply current 13 mA

VTRIG

TRIGOUT± analog supply current 5.5 mA

VA11

1.1-V analog supply current 368 mA

VD11

1.1-V digital supply current 158 mA

DIS

Power dissipation 1.46 W

VA19

1.9-V analog supply current

Power mode 6: Power-down enabled (PD

= 1)

47 mA

VPLL19

PLL analog supply current 0 mA

VREFO

PLLREFO± analog supply current 0 mA

VTRIG

TRIGOUT± analog supply current 0 mA

VA11

1.1-V analog supply current 32 mA

VD11

1.1-V digital supply current 23.7 mA

DIS

Power dissipation 0.15 W

(1) Low-power background (LPBG) calibration supply current and power dissipation numbers are in the calibration sleep state. The power

dissipation in this mode increases to the background (BG) calibration power consumption during the calibration state. The sleep period

can be controlled by the user and long sleep periods will average out the calibration state power dissipation contribution.

ADC09DJ800-Q1, ADC09QJ800-Q1, ADC09SJ800-Q1

SBASA53 – JULY 2021

www.ti.com

18 Submit Document Feedback

Product Folder Links: ADC09DJ800-Q1 ADC09QJ800-Q1 ADC09SJ800-Q1

7.7 Electrical Characteristics: AC Specifications

typical values at T

= 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1

V, default full-scale voltage (V

= 0.8 V

), f

= 97 MHz, A

= –1 dBFS, f

CLK

= 800 MHz, filtered 1 V

sine-wave clock

applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted);

minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in

the Recommended Operating Conditions table

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

FPBW

Full-power input bandwidth

(–3 dB)

(1)

Foreground calibration 6

GHz

Background calibration 6

XTALK

Channel-to-channel

crosstalk

(Quad and dual channel

only)

Aggressor = 400 MHz, –1 dBFS –80

dBAggressor = 1 GHz, –1 dBFS –65

Aggressor = 3 GHz, –1 dBFS –62

CER Code error rate

Maximum CER, does not include JESD204C interface

BER

–18

Errors/

sample

ORR

Overrange recovery time

Time from an overdriven input to accurate conversion

after a step from a ±1.2 V

PP-DIFF

overdriven input

stepped to 0 V

PP-DIFF

1 t

CLK

cycles

NOISE

DC input noise standard

deviation

No input, foreground calibration, excludes DC offset 0.27 LSB

NSD Noise spectral density

Maximum full-scale voltage (V

= 1.0 V

), A

= –20

dBFS

–140.5

dBFS/Hz

Default full-scale voltage (V

= 0.8 V

), A

= –20

dBFS

–140

NF Noise figure, Z

= 100 Ω

Maximum full-scale voltage (V

= 1.0 V

), A

= –20

dBFS

34.4

Default full-scale voltage (V

= 0.8 V

), A

= –20

dBFS

SNR

Signal-to-noise ratio,

excluding DC, HD2 to HD9

= 97 MHz

= –1 dBFS 53.5

dBFS

= –3 dBFS 53.7

= –12 dBFS 54

= –3 dBFS, V

= 1.0 V

= 497 MHz

= –1 dBFS 53.7

= –3 dBFS 53.7

= –12 dBFS 53.9

= 997 MHz

= –1 dBFS 51 53.5

= –3 dBFS 53.5

= –12 dBFS 53.9

= –3 dBFS, V

= 1.0 V

53.8

= 1797 MHz

= –1 dBFS 53.2

= –3 dBFS 53.5

= –12 dBFS 53.8

= 2697 MHz

= –1 dBFS 52.5

= –3 dBFS 52.6

= –12 dBFS 53.8

= 3497 MHz

= –1 dBFS 52.6

= –3 dBFS 53.1

= –12 dBFS 53.8

www.ti.com

ADC09DJ800-Q1, ADC09QJ800-Q1, ADC09SJ800-Q1

SBASA53 – JULY 2021

Submit Document Feedback

Product Folder Links: ADC09DJ800-Q1 ADC09QJ800-Q1 ADC09SJ800-Q1

剩余150页未读，继续阅读

不觉明了

粉丝: 3274
资源: 5614

会员权益专享

TI-ADC09SJ800-Q1 Automobile Grade 9-bit 800-MSPS Analog-to-Digit...

会员权益专享

最新资源

TI-ADC09SJ800-Q1 Automobile Grade 9-bit 800-MSPS Analog-to-Digit...

TI-ADC12QJ1600-Q1.pdf

TI-ADC09SJ800.pdf

TI-ADC09QJ1300-Q1.pdf

ti-sdk-beagleboard-06.00.00.00

已经为ti-sn65dsi83.c添加了MODULE_LICENSE(“GPL”),还是出现ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误，都有什么解决办法

已经为ti-sn65dsi83.c添加了MODULE_LICENSE(),还是出现ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误

我的父元素div class为html-ti-item中有一个div class为top-wrapper和另一个div，类名为top-wrapper的div中有多个div,class都为ti-num,我想要让除了第一个ti-num以外，其余的ti-num的padding为15px

win10安装ti-tray-menu.exe

sys bios (ti-rtos 内核) v6.41 用户手册.pdf

ti-sn65dsi83.c已经添加了MODULE_LICENSE("GPL")，并且也添加了#include <linux/module.h>，但还是会报ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误是为什么

linux kernel 符合GPL协议的ti-sn65dsi83.c驱动想要使用drm_of.c中定义的EXPORT_SYMBOL_GPL(drm_of_lvds_get_dual_link_pixel_order)，Makefile怎么编写

ti-select组件中各个项所起的作用

missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o

wit-ai515-1080ti-02@192.168.3.66: Permission denied (publickey).

linux kernel 符合GPL协议的ti-sn65dsi83.c驱动,想要使用drm_of.c文件中定义的EXPORT_SYMBOL_GPL(drm_of_lvds_get_dual_link_pixel_order)，Makefile怎么编

ti-rtos开放教程,中文资料

ti-processor-sdk-linux-am335x-evm-02.00.01.07

TI-RLSK GPIO

ssh报错wit-ai515-1080ti-02@192.168.3.66: Permission denied (publickey).

leftFistRealS001R03((ti-1)*channelNumber+1: ti*channelNumber,:)=record(channelRange,(ti*656)+(ti-1)*656+1: (ti*656)+(ti-1)*656+656);

会员权益专享

最新资源

leftFistRealS001R03((ti-1)channelNumber+1: tichannelNumber,:)=record(channelRange,(ti656)+(ti-1)656+1: (ti656)+(ti-1)656+656);