MFRC522：NFC卡片读写器操作手册（ISO14443A/MIFARE兼容）

driver

需积分: 6 112 浏览量更新于2024-07-16 收藏 1.15MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源推荐

Product data sheet Rev. 3.2 — 22 May 2007 16 of 109

NXP Semiconductors

MFRC522

Contactless Reader IC

9.2.1.4 DivIEnReg

Control bits to enable and disable the passing of interrupt requests.

9.2.1.5 CommIRqReg

Contains Interrupt Request bits.

Table 13: DivIEnReg register (address 03h); reset value: 00h

Bit 7 6 5 4 3 2 1 0

Symbol IRQPushPull - MfinActIEn - CRCIEn -

Access

Rights

r/w RFU r/w RFU r/w RFU

Table 14: Description of DivIEnReg bits

Bit Symbol Description

7 IRQPushPull Set to logic 1, the pin IRQ works as standard CMOS output pad.

Set to logic 0, the pin IRQ works as open drain output pad.

6 to 5 - Reserved for future use.

4 MfinActIEn Allows the MFIN active interrupt request to be propagated to pin IRQ.

3 - Reserved for future use.

2 CRCIEn Allows the CRC interrupt request (indicated by bit CRCIRq) to be

propagated to pin IRQ.

1 to 0 - Reserved for future use.

Table 15: CommIRqReg register (address 04h); reset value: 14h

Bit 7 6 5 4 3 2 1 0

Symbol Set1 TxIRq RxIRq IdleIRq HiAlertIRq LoAlertIRq ErrIRq TimerIRq

Access

Rights

wdydydy dy dy dydy

Table 16: Description of CommIRqReg bits

All bits in the register CommIRqReg shall be cleared by software.

Bit Symbol Description

7 Set1 Set to logic 1, Set1 defines that the marked bits in the register CommIRqReg

are set.

Set to logic 0, Set1 defines, that the marked bits in the register CommIRqReg

are cleared.

6 TxIRq Set to logic 1 immediately after the last bit of the transmitted data was sent out.

5 RxIRq Set to logic 1 when the receiver detects the end of a valid data stream.

If the bit RxNoErr in register RxModeReg is set to logic 1, Bit RxIRq is only set

to logic 1 when data bytes are available in the FIFO.

4 IdleIRq Set to logic 1, when a command terminates by itself e.g. when the

CommandReg changes its value from any command to the Idle Command.

If an unknown command is started, the CommandReg changes its content to

the idle state and the bit IdleIRq is set. Starting the Idle Command by the

μ-Controller does not set bit IdleIRq.

3 HiAlertIRq Set to logic 1, when bit HiAlert in register Status1Reg is set. In opposition to

HiAlert, HiAlertIRq stores this event and can only be reset as indicated by bit

Set1.

Product data sheet Rev. 3.2 — 22 May 2007 18 of 109

NXP Semiconductors

MFRC522

Contactless Reader IC

9.2.1.7 ErrorReg

Error bit register showing the error status of the last command executed.

[1] Command execution will clear all error bits except for bit TempErr. A setting by software is impossible.

Table 19: ErrorReg register (address 06h); reset value: 00h

Bit 7 6 5 4 3 2 1 0

Symbol WrErr TempErr - BufferOvfl CollErr CRCErr ParityErr ProtocolErr

Access

Rights

rrRFUr rrr r

Table 20: Description of ErrorReg bits

Bit Symbol Description

7 WrErr Set to logic 1, when data is written into the FIFO by the host during the

MFAuthent command or if data is written into the FIFO by the host

during the time between sending the last bit on the RF interface and

receiving the last bit on the RF interface.

6 TempErr

[1]

Set to logic 1, if the internal temperature sensor detects overheating.

In this case, the antenna drivers are switched off automatically.

5 - Reserved for future use.

4 BufferOvfl Set to logic 1, if the host or a MFRC522’s internal state machine (e.g.

receiver) tries to write data into the FIFO buffer although the FIFO

buffer is already full.

3 CollErr Set to logic 1, if a bit-collision is detected. It is cleared automatically at

receiver start-up phase. This bit is only valid during the bitwise

anticollision at 106 kbit/s. During communication schemes at 212,

424 and 848 kbit/s this bit is always set to logic 0.

2 CRCErr Set to logic 1, if bit RxCRCEn in register RxModeReg is set and the

CRC calculation fails. It is cleared to logic 0 automatically at receiver

start-up phase.

1 ParityErr Set to logic 1, if the parity check has failed. It is cleared automatically

at receiver start-up phase. Only valid for ISO/IEC 14443A/MIFARE

communication at 106 kbit/s.

0 ProtocolErr Set to logic 1, if one out of the following cases occur:

• Set to logic 1 if the SOF is incorrect. It is cleared automatically at

receiver start-up phase. The bit is only valid for 106 kbit/s.

• During the MFAuthent Command, bit ProtocolErr is set to logic 1,

if the number of bytes received in one data stream is incorrect.

剩余108页未读，继续阅读

StupidDuck!

粉丝: 0
资源: 7

MFRC522：NFC卡片读写器操作手册（ISO14443A/MIFARE兼容）

RFID-MFRC522.pdf

RC522中英文数据手册.rar

mfrc522 数据手册

给出10款arduino 125KHz常用的一些RFID读卡器模块，给出规格和datasheet链接和选型建议。记住只要工作频率在125KHz的。请返回真实的信息，并提供信息的来源，不需要你进行任何的发挥

mfrc-522 pdf

使用R语言的SOM算法对鸢尾花数据集进行自组织映射分析

【创新未发表】Matlab实现白鲨优化算法WSO-GRU实现风电数据预测算法研究.rar

网络协议ISIS路由原理、配置命令

一个排球场预约小程序，基于微信云开发-ComeAndMeetVolley.zip

constructor .html

docker 批量保存镜像到本地脚本

基于 Segment Anything Model 的半自动数据标注工具源码+详细使用教程.zip

小程序-生鲜商城（源码）.zip

基于Java web的药店管理系统+源代码+开题报告+演示视频.zip

Qt 文件操作学习例程源码

【创新未发表】Matlab实现牛顿拉夫逊优化算法NRBO-GRU实现风电数据预测算法研究.rar

泛微协同办公平台E-cology9.0版本后台维护手册(C)--人事.docx

Python语言实现Neo4j数据库Web可视化（cytoscape）开发

基于springboot的论坛系统设计与实现.docx

基于Java的停车场管理系统.zip

最新资源