TI MSP430F55xx系列微控制器数据手册

msp430

需积分: 3 64 浏览量更新于2024-07-21 收藏 2.2MB PDF 举报

身份认证购VIP最低享 7 折!

30元优惠券

“msp430数据手册详细介绍了TI公司的MSP430系列微控制器，包括多个型号如MSP430F5529、MSP430F5528等，以及关键特性如低电源电压范围、超低功耗、多种定时器和通信接口等。” MSP430系列是由德州仪器（TI）推出的超低功耗混合信号微控制器，广泛应用于各种嵌入式系统和物联网设备中。数据手册中的MSP430F5529、MSP430F5528等型号是该系列的一部分，每个型号可能具有不同的内存配置和外设支持，但共享一些核心特性。 1. 低电源电压范围：MSP430微控制器可以在1.8V至3.6V的宽电压范围内工作，这使得它们适合在电池供电或电源受限的环境中使用。 2. 超低功耗：该系列微控制器在运行时能实现极低的功率消耗，例如在8MHz时钟频率下，AM（Active Mode）下的功率消耗仅为290µA/MHz，而在LPM3（Standby Mode）待机模式下，典型功耗可以低至1.9µA@2.2V或2.1µA@3.0V，极大地延长了电池寿命。 3. 定时器功能：MSP430F5529等型号提供了多种定时器，如16位Timer_A (TA0, TA1, TA2) 和 Timer_B (TB0)，这些定时器带有捕获/比较寄存器，可用于精确的时间间隔测量、脉冲宽度调制(PWM)等应用。 - Timer_A (TA0, TA1, TA2) 分别带有5个、3个和3个捕获/比较寄存器。 - Timer_B (TB0) 带有7个捕获/比较阴影寄存器。 4. 通信接口：MSP430系列包含两个通用串行通信接口（USCI_A0和USCI_A1），它们支持增强型UART（通用异步收发传输器），能够自动检测波特率，同时提供IrDA编码器和解码器功能，适用于无线和有线通信应用。 5. 实时时钟与监控：微控制器内集成了实时时钟（RTC）和看门狗定时器，确保系统的稳定运行，并且在低功耗模式下仍可保持时间计数。 6. 快速唤醒：MSP430在低功耗模式下可以快速从待机状态唤醒，这在响应外部事件时非常有用。 MSP430数据手册详细阐述了这些特性的具体实现、操作方式以及编程接口，为开发者提供了全面的参考信息，以便于设计和优化基于MSP430的嵌入式系统。此外，手册还可能涵盖了中断系统、存储器配置、模拟电路、电源管理和其他外设的详细信息，帮助开发者充分利用MSP430的潜能。

资源详情

资源推荐

MSP430F5529, MSP430F5528, MSP430F5527, MSP430F5526

MSP430F5525, MSP430F5524, MSP430F5522, MSP430F5521

MSP430F5519, MSP430F5517, MSP430F5515, MSP430F5514, MSP430F5513

SLAS590L –MARCH 2009–REVISED MAY 2013

www.ti.com

Table 3. Terminal Functions (continued)

TERMINAL

NO. I/O

(1)

DESCRIPTION

NAME

PN RGC YFF ZQE

General-purpose digital I/O with port interrupt

Slave transmit enable – USCI_B0 SPI mode

P2.7/UCB0STE/UCA0CLK 36 33 H8 H7 I/O

Clock signal input – USCI_A0 SPI slave mode

Clock signal output – USCI_A0 SPI master mode

General-purpose digital I/O

P3.0/UCB0SIMO/UCB0SDA 37 34 G8 H8 I/O

Slave in, master out – USCI_B0 SPI mode

I2C data – USCI_B0 I2C mode

General-purpose digital I/O

P3.1/UCB0SOMI/UCB0SCL 38 35 H7 H9 I/O

Slave out, master in – USCI_B0 SPI mode

I2C clock – USCI_B0 I2C mode

General-purpose digital I/O

Clock signal input – USCI_B0 SPI slave mode

P3.2/UCB0CLK/UCA0STE 39 36 G7 G8 I/O

Clock signal output – USCI_B0 SPI master mode

Slave transmit enable – USCI_A0 SPI mode

General-purpose digital I/O

P3.3/UCA0TXD/UCA0SIMO 40 37 G6 G9 I/O

Transmit data – USCI_A0 UART mode

Slave in, master out – USCI_A0 SPI mode

General-purpose digital I/O

P3.4/UCA0RXD/UCA0SOMI 41 38 G5 G7 I/O

Receive data – USCI_A0 UART mode

Slave out, master in – USCI_A0 SPI mode

General-purpose digital I/O (not available on F5528, F5526, F5524,

P3.5/TB0.5 42 N/A N/A N/A I/O

F5522, F5514, F5513 devices)

TB0 CCR5 capture: CCI5A input, compare: Out5 output

General-purpose digital I/O (not available on F5528, F5526, F5524,

P3.6/TB0.6 43 N/A N/A N/A I/O

F5522, F5514, F5513 devices)

TB0 CCR6 capture: CCI6A input, compare: Out6 output

General-purpose digital I/O (not available on F5528, F5526, F5524,

F5522, F5514, F5513 devices)

Switch all PWM outputs high impedance input – TB0 (not available on

P3.7/TB0OUTH/SVMOUT 44 N/A N/A N/A I/O

F5528, F5526, F5524, F5522, F5514, F5513 devices)

SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513

devices)

General-purpose digital I/O with reconfigurable port mapping secondary

function

P4.0/PM_UCB1STE/

45 41 F5 E8 I/O

Default mapping: Slave transmit enable – USCI_B1 SPI mode

PM_UCA1CLK

Default mapping: Clock signal input – USCI_A1 SPI slave mode

Default mapping: Clock signal output – USCI_A1 SPI master mode

General-purpose digital I/O with reconfigurable port mapping secondary

function

P4.1/PM_UCB1SIMO/

46 42 H4 E7 I/O

PM_UCB1SDA

Default mapping: Slave in, master out – USCI_B1 SPI mode

Default mapping: I2C data – USCI_B1 I2C mode

General-purpose digital I/O with reconfigurable port mapping secondary

function

P4.2/PM_UCB1SOMI/

47 43 G4 D9 I/O

PM_UCB1SCL

Default mapping: Slave out, master in – USCI_B1 SPI mode

Default mapping: I2C clock – USCI_B1 I2C mode

Product Folder Links: MSP430F5529 MSP430F5528 MSP430F5527 MSP430F5526 MSP430F5525 MSP430F5524

MSP430F5522 MSP430F5521 MSP430F5519 MSP430F5517 MSP430F5515 MSP430F5514 MSP430F5513

MSP430F5529, MSP430F5528, MSP430F5527, MSP430F5526

MSP430F5525, MSP430F5524, MSP430F5522, MSP430F5521

MSP430F5519, MSP430F5517, MSP430F5515, MSP430F5514, MSP430F5513

www.ti.com

SLAS590L –MARCH 2009–REVISED MAY 2013

Table 3. Terminal Functions (continued)

TERMINAL

NO. I/O

(1)

DESCRIPTION

NAME

PN RGC YFF ZQE

General-purpose digital I/O with reconfigurable port mapping secondary

function

P4.3/PM_UCB1CLK/

48 44 F4 D8 I/O

Default mapping: Clock signal input – USCI_B1 SPI slave mode

PM_UCA1STE

Default mapping: Clock signal output – USCI_B1 SPI master mode

Default mapping: Slave transmit enable – USCI_A1 SPI mode

DVSS2 49 39 H6 F9 Digital ground supply

DVCC2 50 40 H5 E9 Digital power supply

General-purpose digital I/O with reconfigurable port mapping secondary

function

P4.4/PM_UCA1TXD/

51 45 H3 D7 I/O

PM_UCA1SIMO

Default mapping: Transmit data – USCI_A1 UART mode

Default mapping: Slave in, master out – USCI_A1 SPI mode

General-purpose digital I/O with reconfigurable port mapping secondary

function

P4.5/PM_UCA1RXD/

52 46 G3 C9 I/O

PM_UCA1SOMI

Default mapping: Receive data – USCI_A1 UART mode

Default mapping: Slave out, master in – USCI_A1 SPI mode

General-purpose digital I/O with reconfigurable port mapping secondary

P4.6/PM_NONE 53 47 F3 C8 I/O

function

Default mapping: no secondary function.

General-purpose digital I/O with reconfigurable port mapping secondary

P4.7/PM_NONE 54 48 E4 C7 I/O

function

Default mapping: no secondary function.

General-purpose digital I/O (not available on F5528, F5526, F5524,

F5522, F5514, F5513 devices)

P5.6/TB0.0 55 N/A N/A N/A I/O

TB0 CCR0 capture: CCI0A input, compare: Out0 output (not available on

F5528, F5526, F5524, F5522, F5514, F5513 devices)

General-purpose digital I/O (not available on F5528, F5526, F5524,

F5522, F5514, F5513 devices)

P5.7/TB0.1 56 N/A N/A N/A I/O

TB0 CCR1 capture: CCI1A input, compare: Out1 output (not available on

F5528, F5526, F5524, F5522, F5514, F5513 devices)

General-purpose digital I/O (not available on F5528, F5526, F5524,

F5522, F5514, F5513 devices)

P7.4/TB0.2 57 N/A N/A N/A I/O

TB0 CCR2 capture: CCI2A input, compare: Out2 output (not available on

F5528, F5526, F5524, F5522, F5514, F5513 devices)

General-purpose digital I/O (not available on F5528, F5526, F5524,

F5522, F5514, F5513 devices)

P7.5/TB0.3 58 N/A N/A N/A I/O

TB0 CCR3 capture: CCI3A input, compare: Out3 output (not available on

F5528, F5526, F5524, F5522, F5514, F5513 devices)

General-purpose digital I/O (not available on F5528, F5526, F5524,

F5522, F5514, F5513 devices)

P7.6/TB0.4 59 N/A N/A N/A I/O

TB0 CCR4 capture: CCI4A input, compare: Out4 output (not available on

F5528, F5526, F5524, F5522, F5514, F5513 devices)

General-purpose digital I/O (not available on F5528, F5526, F5524,

F5522, F5514, F5513 devices)

TB0 clock signal TBCLK input (not available on F5528, F5526, F5524,

P7.7/TB0CLK/MCLK 60 N/A N/A N/A I/O

F5522, F5514, F5513 devices)

MCLK output (not available on F5528, F5526, F5524, F5522, F5514,

F5513 devices)

B8,

VSSU 61 49 H2 USB PHY ground supply

General-purpose digital I/O - controlled by USB control register

PU.0/DP 62 50 H1 A9 I/O

USB data terminal DP

Product Folder Links: MSP430F5529 MSP430F5528 MSP430F5527 MSP430F5526 MSP430F5525 MSP430F5524

MSP430F5522 MSP430F5521 MSP430F5519 MSP430F5517 MSP430F5515 MSP430F5514 MSP430F5513

MSP430F5529, MSP430F5528, MSP430F5527, MSP430F5526

MSP430F5525, MSP430F5524, MSP430F5522, MSP430F5521

MSP430F5519, MSP430F5517, MSP430F5515, MSP430F5514, MSP430F5513

SLAS590L –MARCH 2009–REVISED MAY 2013

www.ti.com

Table 3. Terminal Functions (continued)

TERMINAL

NO. I/O

(1)

DESCRIPTION

NAME

PN RGC YFF ZQE

USB pullup resistor pin (open drain). The voltage level at the PUR pin is used to

PUR 63 51 G2 B7 I/O invoke the default USB BSL. Recommended 1-MΩ resistor to ground. See USB BSL

for more information.

General-purpose digital I/O - controlled by USB control register

PU.1/DM 64 52 G1 A8 I/O

USB data terminal DM

VBUS 65 53 F2 A7 USB LDO input (connect to USB power source)

VUSB 66 54 F1 A6 USB LDO output

V18 67 55 E2 B6 USB regulated power (internal use only, no external current loading)

AVSS2 68 56 D2 A5 Analog ground supply

General-purpose digital I/O

P5.2/XT2IN 69 57 E1 B5 I/O

Input terminal for crystal oscillator XT2

General-purpose digital I/O

P5.3/XT2OUT 70 58 D1 B4 I/O

Output terminal of crystal oscillator XT2

Test mode pin – Selects four wire JTAG operation.

TEST/SBWTCK

(3)

71 59 E3 A4 I

Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated

General-purpose digital I/O

PJ.0/TDO

(4)

72 60 D3 C5 I/O

JTAG test data output port

General-purpose digital I/O

PJ.1/TDI/TCLK

(4)

73 61 D4 C4 I/O

JTAG test data input or test clock input

General-purpose digital I/O

PJ.2/TMS

(4)

74 62 C1 A3 I/O

JTAG test mode select

General-purpose digital I/O

PJ.3/TCK

(4)

75 63 C2 B3 I/O

JTAG test clock

Reset input active low

(6)

RST/NMI/SBWTDIO

(5)

76 64 D5 A2 I/O

Non-maskable interrupt input

Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated

General-purpose digital I/O

P6.0/CB0/A0 77 1 B1 A1 I/O

Comparator_B input CB0

Analog input A0 – ADC (not available on F551x devices)

General-purpose digital I/O

P6.1/CB1/A1 78 2 C3 B2 I/O

Comparator_B input CB1

Analog input A1 – ADC (not available on F551x devices)

General-purpose digital I/O

P6.2/CB2/A2 79 3 A1 B1 I/O

Comparator_B input CB2

Analog input A2 – ADC (not available on F551x devices)

General-purpose digital I/O

P6.3/CB3/A3 80 4 C4 C2 I/O

Comparator_B input CB3

Analog input A3 – ADC (not available on F551x devices)

Reserved N/A N/A N/A

(7)

QFN Pad N/A Pad N/A N/A QFN package pad connection to V

recommended.

(3) See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions.

(4) See JTAG Operation for use with JTAG function.

(5) See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions.

(6) When this pin is configured as reset, the internal pullup resistor is enabled by default.

(7) C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground.

Product Folder Links: MSP430F5529 MSP430F5528 MSP430F5527 MSP430F5526 MSP430F5525 MSP430F5524

MSP430F5522 MSP430F5521 MSP430F5519 MSP430F5517 MSP430F5515 MSP430F5514 MSP430F5513

剩余122页未读，继续阅读

LaiHuaFong

粉丝: 0
资源: 3

TI MSP430F55xx系列微控制器数据手册

msp430数据手册和硬件手册

MSP430数据手册

msp430中文数据手册

MSP430F55数据手册

msp430f149数据手册

MSP430F149数据手册

msp430f2131 中文手册

msp430配置晶振

msp430f5529寄存器

msp430f5529教程

MSP430环境搭建

MSP430F552的官方文档

msp430fr5994中文手册

msp430反汇编工具

通信类MSP430电赛常用代码

msp430控制ad9854

msp430F5438a入门

msp430f5529学习

msp430f5529呼吸灯工程

msp430f5529时钟频率

最新资源