ADS8509
SLAS324C –OCTOBER 2004–REVISED APRIL 2010
www.ti.com
Terminal Functions
TERMINAL
DESCRIPTION
NAME DB NO. DW NO. I/O
AGND1 2 2 – Analog ground. Used internally as ground reference point. Minimal current flow.
AGND2 9 7 – Analog ground
BUSY 25 17 O Busy output. Falls when a conversion is started and remains low until the conversion is completed
and the data is latched into the output shift register.
CAP 6 5 – Reference buffer capacitor. 2.2-mF Tantalum to ground.
CS 24 16 – Chip select. Internally ORed with R/C.
DATA 17 13 O Serial data output. Data is synchronized to DATACLK with the format determined by the level of
SB/BTC. In the external clock mode, after 16 bits of data, the ADS8509 outputs the level input on
TAG as long as CS is low and R/C is high (see Figure 8 and Figure 9). If EXT/INT is low, data is
valid on both the rising and falling edges of DATACLK, and between conversions DATA stays at
the level of the TAG input when the conversion was started.
DATACLK 16 12 I/O Either an input or an output depending on the EXT/INT level. Output data is synchronized to this
clock. If EXT/INT is low, DATACLK transmits 16 pulses after each conversion and then remains
low between conversions.
DGND 14 10 – Digital ground
EXT/INT 13 9 – Selects external or internal clock for transmitting data. If high, data is output synchronized to the
clock input on DATACLK. If low, a convert command initiates the transmission of the data from the
previous conversion, along with 16-clock pulses output on DATACLK.
NC 5, 8, 10, – – No connect
11, 18,
20, 22,
23
PWRD 26 18 I Power down input. If high, conversions are inhibited and power consumption is significantly
reduced. Results from the previous conversion are maintained in the output shift register.
R/C 21 15 I Read/convert input. With CS low, a falling edge on R/C puts the internal sample-and-hold into the
hold state and starts a conversion. When EXT/INT is low, this also initiates the transmission of the
data results from the previous conversion. If EXT/INT is high, a rising edge on R/C with CS low or
a falling edge on CS with R/C high transmits a pulse on SYNC and initiates the transmission of
data from the previous conversion.
REF 7 6 I/O Reference input/output. Outputs internal 2.5-V reference. Can also be driven by external system
reference. In both cases, bypass to ground with a 2.2-mF tantalum capacitor.
R1
IN
1 1 I Analog input. See Table 2 for input range connections.
R2
IN
3 3 I Analog input. See Table 2 for input range connections.
R3
IN
4 4 I Analog input. See Table 2 for input range connections.
SB/BTC 12 8 I Select straight binary or binary 2's complement data output format. If high, data is output in a
straight binary format. If low, data is output in a binary 2's complement format.
SYNC 15 11 O Sync output. This pin is used to supply a data synchronization pulse when the EXT level is high
and at least one external clock pulse has occurred when not in the read mode. See the external
clock modes desciptions.
TAG 19 14 I Tag input for use in the external clock mode. If EXT is high, digital data input from TAG is output
on DATA with a delay that is dependent on the external clock mode. See Figure 8 and Figure 9.
V
ANA
27 19 I Analog supply input. Nominally +5 V. Connect directly to pin 20 and decouple to ground with
0.1-mF ceramic and 10-mF tantalum capacitors.
V
DIG
28 20 I Digital supply input. Nominally +5 V. Connect directly to pin 19. Must be ≤ V
ANA
.
6 Copyright © 2004–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS8509