"2022最新版JEDEC DDR5 UDIMM Raw Card标准发布"

版权申诉

186 浏览量更新于2024-03-09 收藏 474KB PDF 举报

JEDEC JESD308-U0-RCC_v1 2022 DDR5 UDIMM Raw Card Annex C.pdf是2022年6月发布的JEDEC标准DDR5 UDIMM Raw Card Annex C的最新版本，由JEDEC固态技术协会发布。该标准针对UDIMM（无缓冲直插式内存模块）设备进行了规范，包括了物理尺寸、排列、封装、引脚定义等方面的要求。JEDEC的标准和出版物经过了严格的审核程序，以确保其内容具有公共利益和法律合规性。此标准的发布旨在为制造商和消费者提供统一的技术规范，促进DDR5 UDIMM设备的生产和应用。该标准的制定是为了满足日益增长的电子产品市场对高性能内存模块的需求。随着物联网、人工智能、大数据等技术的迅猛发展，对内存模块的性能和容量要求也越来越高。DDR5 UDIMM作为一种新一代的内存模块，具有更高的频率、更大的带宽和更低的能耗，能够更好地满足各种计算设备的需求。从技术角度来看，DDR5 UDIMM Raw Card Annex C.pdf的发布标志着该标准已经成熟，具备了高可靠性和稳定性，可以为未来的计算设备提供可靠的内存支持。该标准的发布对行业发展具有重要意义，可以促进内存模块制造商和计算设备制造商之间的合作，推动DDR5 UDIMM设备的普及和应用。此外，DDR5 UDIMM Raw Card Annex C.pdf的发布也将对消费者产生积极影响。采用符合该标准的DDR5 UDIMM内存模块的计算设备将能够获得更高的性能表现和更好的能源效率，从而为用户带来更好的使用体验。总的来说，JEDEC JESD308-U0-RCC_v1 2022 DDR5 UDIMM Raw Card Annex C.pdf的发布是符合市场趋势和技术发展的，将对整个电子产品产业链产生积极影响。JEDEC将继续在未来发布更多类似的技术规范，为电子产品的发展和应用提供有力支持。

JEDEC Standard No. 308-U0-RCC 
 
-i- 
 
DDR5 UDIMM Raw Card Annex C 
 
Contents 
Page 
1  Scope ................................................................................................................................................. 1 
2  DDR5 Small Outline DIMM Design File ......................................................................................... 1 
3  Module Configuration ....................................................................................................................... 1 
4  SDRAM Configuration ..................................................................................................................... 2 
5  Supported Speeds .............................................................................................................................. 2 
6  Design Deviations ............................................................................................................................. 2 
7  General Layout .................................................................................................................................. 3 
8  Functional Block Diagram ................................................................................................................ 4 
9  SMBus Net Structure ........................................................................................................................ 5 
10  Clock Input Net Structure ................................................................................................................. 6 
11  Address and Command Net Structure Routing ................................................................................. 7 
12  Control Net Structure Routing .......................................................................................................... 8 
13  Data Net Structure Routing ............................................................................................................... 9 
14  DIMM Impedance Profile ............................................................................................................... 10 
15  ALERT_n and RESET_n Net Structure Routing ............................................................................ 11 
16  Loading and Test Points .................................................................................................................. 12 
17  Cross Section Recommendations .................................................................................................... 13 
 
Tables 
Table 1 — DDR5 UDIMM Design File ........................................................................................................ 1 
Table 2 — Module Configuration ................................................................................................................. 1 
Table 3 — SDRAM Configuration ............................................................................................................... 2 
Table 4 — Supported Speeds ........................................................................................................................ 2 
Table 5 — Design Deviations ....................................................................................................................... 2 
Table 6 — Trace Lengths for Host and Local Signals .................................................................................. 5 
Table 7 — Trace Lengths for Clock to SDRAM Load Net Structures ......................................................... 6 
Table 8 — Trace Lengths for Address and Command Net Structures .......................................................... 7 
Table 9 — Trace Lengths for Control Net Structures ................................................................................... 8 
Table 10 — Trace Lengths for DQS[3:0]_[B:A]_t, DQS[3:0]_[B:A]_c,  DQ[31:0]_[B:A], 
DM[3:0]_[B:A]n ....................................................................................................................... 9 
   
Downloaded by 65 56 (cdm_lj@163.com) on Oct 25, 2022, 5:08 pm PDT
   JEDEC

剩余21页未读，继续阅读

std86021

粉丝: 109
资源: 2841

"2022最新版JEDEC DDR5 UDIMM Raw Card标准发布"

JESD308 2022 DDR5 Unbuffered Dual Inline Memory Module (UDIMM)

【最新版可复制文字】 JEDEC JESD308-U0-RCA_v1 0 2022 DDR5 UDIMM Raw

【最新版可复制文字】 JEDEC JESD308-U0-RCB_v1 2022 DDR5 UDIMM Raw

【最新版可复制文字】 JEDEC JESD308-U0-RCA_v1 2022 DDR5 UDIMM Raw

【最新版可复制文字】 JEDEC JESD308-U4-RCE_v1 2022 DDR5 UDIMM Raw

【最新版可复制文字】 JEDEC JESD309-S0-RCC_v1 2022 DDR5 SODIMM

【最新版可复制文字】 JEDEC JESD305-R8-RCC_v1 2022 DDR5 RDIMM

【最新版可复制文字】 JESD305-R8-RCC_v1 2022 DDR5 RDIMM Standard,

【最新版可复制文字】 JEDEC JESD309-S0-RCB_v1 2022 DDR5 SODIMM Raw

【最新版可复制文字】 JEDEC JESD309-S4-RCD_v1 2022 DDR5 SODIMM Raw

最新资源