8 1 Introduction
15. Berthelot G, Roucairol C (1976) Reduction of Petri nets. Mathematical foundations of com-
puter science. Lecture notes in computer science, vol 45. Springer, Berlin, pp 202–209
16. Berthelot G, Roucairol C, Valk R (1980) Reduction of nets and parallel programs. In: Lecture
notes in computer science, vol 84. Springer, pp 277–290
17. Best E (1987) Structural theory of Petri nets: the free choice hiatus. In: Lecture notes in
computer science, vol 254. Springer, New York, pp 168–206
18. Best E, Thiagarajan P (1987) Some classes of live and safe Petri nets. In: Voss K, Genrich H,
Rozenberg G (eds) Concurrency and Nets. Springer, Berlin, Heidelberg, pp 71–94
19. Bjørner D (2003) New results and trends in formal techniques and tools for the develop-
ment of software for transportation systems-a review. In: Proceedings 4th symposium on for-
mal methods for railway operation and control systems (FORMS03). L’Harmattan Hongrie,
Budapest
20. Brewer EA (2000) Towards robust distributed systems. In: PODC, vol 7
21. Bukowiec A, Doligalski M (2013) Petri net dynamic partial reconfiguration in FPGA. In:
Computer aided systems theory-EUROCAST. Springer, pp 436–443
22. Carmona J, Cortadella J (2006) State e ncoding of large asynchronous controllers. In: DAC,
pp 939–944
23. Carmona J, Cortadella J, Kishinevsky M (2009) Divide-and-conquer strategies for process
mining. Business Process Management. Lecture notes in computer science, vol 5701. Springer,
Berlin, Heidelberg, pp 327–343
24. Chen M, Hofestädt R (2003) Quantitative Petri net model of gene regulated metabolic net-
works in the cell. In Silico Biol 3(3):347–365
25. Chen Y, Li Z, Al-Ahmari A (2013) Nonpure Petri net supervisors for optimal deadlock control
of flexible manufacturing systems. IEEE Trans Syst Man Cybern Syst 43(2):252–265
26. Chinzei K, Hata N, Jolesz F, Kikinis R (2000) MR compatible surgical assist robot: system
integration and preliminary feasibility study. In: Delp S, DiGoia A, Jaramaz B (eds) Med-
ical image computing and computer-assisted intervention—MICCAI 2000. Lecture notes in
computer science, vol 1935. Springer, Berlin, Heidelberg, pp 921–930
27. Chmiel M, Mocha J, Hrynkiewicz E, Polok D (2013) About implementation of IEC 61131–3
IL operators in standard microcontrollers. Program Devices Embed Syst 12:144–149
28. Chodowiec P, Gaj K (2003) Very compact FPGA implementation of the AES algorithm. In:
Cryptographic hardware a nd embedded systems-CHES 2003. Springer, pp 319–333
29. Christensen S, Hansen ND (1994) Coloured Petri nets extended with channels for synchronous
communication. In: Application and theory of Petri nets 1994, pp 159–178
30. Clarke EM, Grumberg O, Minea M, Peled DA (1999) State space reduction using partial order
techniques. STTT 2(3):279–287
31. Colom JM, Silva M (1989) Convex geometry and semiflows in P/T nets. A comparative
study of algorithms for computation of minimal p-semiflows. In: Advances in Petri nets 1990.
Springer, pp 79–112
32. Cortadella J (2002) Logic synthesis for asynchronous controllers and interfaces., Springer
series in advanced microelectronicsSpringer, Berlin, New York
33. Cortadella J, Kishinevsky M, Lavagno L, Yakovlev A (1998) Deriving Petri nets from finite
transition systems. IEEE Trans Comput 47(8):859–882
34. Costa A, Barbosa P, Gomes L, Ramalho F, Figueiredo J, Junior A (2010) Properties preserva-
tion in distributed execution of Petri nets models. Emerg Trends Technol Innov 314:241–250
35. Costa A, Gomes L (2009) Petri net partitioning using net splitting operation. In: 7th IEEE
international conference on industrial informatics (INDIN 2009). IEEE, pp 204–209
36. Costelha H, Lima P (2007) Modelling, analysis and execution of robotic tasks using Petri
nets. In: International conference on intelligent robots and systems, pp 1449–1454
37. Costelha H, Lima P (2010) Petri net robotic task plan representation: modelling, analysis and
execution. In: Kordic V (ed) Autonomous agents. InTech, pp 65–89
38. Crookes D, Benkrid K, Bouridane A, Alotaibi K, Benkrid A (2000) Design and implemen-
tation of a high level programming environment for FPGA-based image processing. In: IEE
proceedings vision, image and signal processing, vol 147. IET, pp 377–384