金士顿eMMC5.0与LPDDR3接口技术规格（V2.0）：20nm TLC闪存存储

需积分: 10 87 浏览量更新于2024-07-09 1 收藏 5.8MB PDF 举报

金士顿(Kingston)的EMCP KSI EMMC5.0与LPDDR3 Datasheet是针对其一款嵌入式多媒体卡（e•MMC™）和低功耗动态随机存取内存(Low Power DDR3, LPDDR3)的规格文档，版本为V2.0。该产品设计用于紧凑型应用，采用了221球FBGA封装，尺寸为11.5毫米x13.0毫米，最大厚度不超过1.0毫米，符合RoHS（Restriction of Hazardous Substances）和无卤素（Halogen-free）环保标准。产品的主要特点包括： 1. 接口分离：e•MMC™和LPDDR3接口独立设计，便于灵活集成到不同的系统架构中。 2. 温度兼容性：工作温度范围为-25°C至+85°C，存储温度范围宽广，达到-55°C至+125°C，确保在各种环境条件下稳定运行。 3. e•MMC™-NAND特性：使用先进的e•MMC™5.0标准，兼容版本4.4、4.41、4.5及5.0，支持高速e•MMC™协议，能够提供0-200MHz的可变时钟频率，满足JEDEC标准的要求。 4. 十线接口：采用十线数据传输接口，包含一个时钟线、一个1位命令线以及八个数据线，以实现高效的数据传输。 5. 内存组件：内置包装的NAND闪存，专为e•MMC™5.0规范优化，能够提供高性能的存储解决方案。 6. 封装类型：221球FBGA封装，紧凑的外形适合于空间受限的应用场景。 7. 绿色制造：作为一款绿色产品，它遵循RoHS和无卤化标准，体现了金士顿在可持续发展方面的承诺。这款EMCP KSI产品旨在提供高效能、低功耗且高度可靠性的存储解决方案，适用于移动设备、物联网(IoT)设备、工业级和消费电子等需要高性能嵌入式存储的领域。在设计和选择存储解决方案时，了解这些详细规格有助于工程师们做出最佳决策，确保产品的性能和稳定性。

____________________________________________________________________________________________________________________

CONFIDENTIAL

e•MMC

™

& DRAM

Specification

4.7 Clock Control

The e•MMC

™

bus clock signal can be used by the host to put the Device into energy saving mode, or to

control the data flow (to avoid under-run or over-run conditions) on the bus. The host is allowed to

lower the clock frequency or shut it down. For more details, refer to section 6.7 of the JEDEC Standard

Specification No.JESD84-B50.

4.8 Error Conditions

Refer to section 6.8 of the JEDEC Standard Specification No.JESD84-B50.

4.9 Minimum Performance

Refer to section 6.9 of the JEDEC Standard Specification No.JESD84-B50.

4.10 Commands

Refer to section 6.10 of the JEDEC Standard Specification No.JESD84-B50.

4.11 Device State Transition Table

Refer to section 6.11 of the JEDEC Standard Specification No.JESD84-B50.

4.12 Responses

Refer to section 6.12 of the JEDEC Standard Specification No.JESD84-B50.

4.13 Timings

Refer to section 6.15 of the JEDEC Standard Specification No.JESD84-B50.

____________________________________________________________________________________________________________________

CONFIDENTIAL

e•MMC

™

& DRAM

Specification

4.16 Field Firmware Update(FFU)

Field Firmware Updates (FFU) enables features enhancement in the field. Using this mechanism

the host downloads a new version of the firmware to the e.MMC device and, following a successful

download, instructs the e.MMC device to install the new downloaded firmware into the device.

In order to start the FFU process the host first checks if the e.MMC device supports FFU

capabilities by reading SUPPPORTED_MODES and FW_CONFIG fields in the EXT_CSD. If the e.MMC

device supports the FFU feature the host may start the FFU process. The FFU process starts by

switching to FFU Mode in MODE_CONFIG field in the EXT_CSD. In FFU Mode host should use closed-

ended or open ended commands for downloading the new firmware and reading vendor proprietary

data. In this mode, the host should set the argument of these commands to be as defined in FFU_ARG

field. In case these commands have a different argument the device behavior is not defined and the

FFU process may fail. The host should set Block Length to be DATA_SECTOR_SIZE. Downloaded

firmware bundle must be DATA_SECTOR_SIZE size aligned (internal padding of the bundle might be

required).Once in FFU Mode the host may send the new firmware bundle to the device using one or

more write commands.

The host could regain regular functionality of write and read commands by setting MODE_CONFIG

field in the EXT_CSD back to Normal state. Switching out of FFU Mode may abort the firmware

download operation. When host switched back to FFU Mode, the host should check the FFU Status to

get indication about the number of sectors which were downloaded successfully by reading the

NUMBER_OF_FW_SECTORS_CORRECTLY_PROGRAMMED in the extended CSD. In case the number of

sectors which were downloaded successfully is zero the host should re-start downloading the new

firmware bundle from its first sector. In case the number of sectors which were downloaded

successfully is positive the host should continue the download from the next sector, which would

resume the firmware download operation.

In case MODE_OPERATION_CODES field is not supported by the device the host sets to NORMAL

state and initiates a CMD0/HW_Reset/Power cycle to install the new firmware. In such case the

device doesn’t need to use NUMBER_OF_FW_SECTORS_CORRECTLY_PROGRAMMED.

In both cases occurrence of a CMD0/HW_Reset/Power occurred before the host successfully

downloaded the new firmware bundle to the device may cause the firmware download process to be

aborted.

剩余115页未读，继续阅读

代码论斤卖

粉丝: 597
资源: 77

金士顿eMMC5.0与LPDDR3接口技术规格（V2.0）：20nm TLC闪存存储

08EMCP08-EL3BT227与08EMCP04-EL3BT227

KSI_eMMC5.0&LPDDR3_Datasheet_V3.0_emcp 1+8.pdf

20160215_KSI_eMMC5.0 HS400 &LPDDR3_Datasheet_V1.0__emcp 1+8.pdf

KSI_eMMC4.5(T1x)&LPDDR2_Datasheet_V0.2_merged

KSI2310DS-T1-GE3 SOT-23 2310 20V.pdf

KSI2310DS-T1-GE3 SOT-23 MS10 60V.pdf

KSI2318CDS-T1-GE3 SOT-23 C8I.pdf

KSI 80VC/KSI 82VB 振动速度传感器 变送器 (4-20 mA)

KSI2009 KEY

ksi管理软件

最新资源

KSI 80VC/KSI 82VB 振动速度传感器变送器 (4-20 mA)