e6500处理器参考手册：核心技术与规格介绍

需积分: 10 52 浏览量更新于2024-07-19 收藏 4.69MB PDF 举报

《e6500核心参考手册》是一份详细的技术文档，专为Freescale半导体公司的e6500处理器设计。该手册适用于型号为E6500RM的处理器，发布日期为2014年6月。e6500是一款基于PowerPC架构的高性能CPU，它在Freescale的产品线中占据重要地位，特别强调了其在能源效率、灵活性和性能优化方面的特性。该手册涵盖了e6500处理器的关键特性和功能，如AltiVec技术，这是一种向量扩展指令集，用于提高数据并行处理能力；C-5是处理器的一种架构，可能代表了第五代设计或特定的优化级别；CodeTest和CodeWarrior是Freescale提供的开发工具，帮助开发者进行软件设计和调试；ColdFire和C-Ware则可能是针对该处理器系列的特定内核优化或者编程语言环境。此外，e6500还包含了其他一些技术亮点，如EnergyEfficientSolutions（节能解决方案）、Kinetis（嵌入式解决方案平台）、mobileGT（移动优化）、PowerQUICC（高效网络处理器）、ProcessorExpert（处理器设计工具）、QorIQ（多核处理器平台）、Qorivva（高度集成的系统解决方案）、StarCore（低功耗嵌入式微控制器）、Symphony（系统级解决方案）和VortiQa（可能指高级信号处理技术）等。值得一提的是，手册中提到了一系列商标，包括Airfast、BeeKit、BeeStack等，这些都是Freescale半导体公司的注册商标，表明了产品系列的多样性。同时，PowerArchitecture、Power.org以及Power和Power.org标志是Power.org许可使用的商标和服务标志。最后，该文档强调了版权信息，指出这份资料仅限于使系统和软件实施者能够使用Freescale的产品，并不包含任何关于设计或制造基于文档中信息的集成电路的明确或默示版权许可。对于任何商业应用，用户必须遵守Freescale的相关许可协议。《e6500核心参考手册》是理解和开发Freescale e6500处理器不可或缺的技术参考资料。

e6500 Core Reference Manual, Rev 0

xvi Freescale Semiconductor

Contents

Paragraph

Number Title

Page

Number

9.9 Debug events.................................................................................................................. 9-34

9.9.1 Embedded hypervisor ................................................................................................ 9-35

9.9.2 Internal and external debug modes ............................................................................ 9-35

9.9.3 Changing the debug facility state in internal debug mode......................................... 9-35

9.9.4 IAC, DAC, ICMP, BRT, IRPT, RET, CIRPT, CRET

debug condition response table.............................................................................. 9-36

9.9.5 Instruction address compare debug condition ........................................................... 9-36

9.9.6 Data address compare debug condition ..................................................................... 9-37

9.9.7 Instruction complete debug condition........................................................................ 9-38

9.9.8 Branch taken debug condition ................................................................................... 9-39

9.9.9 Interrupt taken debug condition................................................................................. 9-39

9.9.10 Interrupt return debug condition ................................................................................ 9-40

9.9.11 Critical interrupt taken debug condition .................................................................... 9-40

9.9.12 Critical return debug condition .................................................................................. 9-41

9.9.13 Unconditional debug event condition ........................................................................ 9-41

9.9.14 TRAP debug condition .............................................................................................. 9-42

9.9.15 Debugger Notify Interrupt (DNI) debug condition.................................................... 9-43

9.9.16 Dedicated debug halt request events.......................................................................... 9-44

9.9.16.1 Debug Halt Request (corex_dbg_halt_thrdn) input............................................... 9-45

9.9.16.2 Debugger Notify Halt (dnh) instruction................................................................. 9-45

9.9.16.3 Cross-thread debug halt requests ........................................................................... 9-46

9.9.17 Simultaneous debug event priorities.......................................................................... 9-46

9.9.17.1 Simultaneous debug event handing—events within same owner .......................... 9-47

9.9.17.2 Simultaneous debug event handing—events of different owners .......................... 9-48

9.10 External debug interface ................................................................................................ 9-48

9.10.1 Processor run states.................................................................................................... 9-48

9.10.1.1 Halt ........................................................................................................................ 9-48

9.10.1.1.1 Watchdog timer during debug halted state ........................................................ 9-49

9.10.1.2 Stop (freeze)...........................................................................................................9-49

9.10.1.3 Wait........................................................................................................................ 9-50

9.10.1.4 Thread disabled...................................................................................................... 9-50

9.10.1.5 Entering/exiting processor run states..................................................................... 9-50

9.10.2 Single-step ................................................................................................................. 9-52

9.10.3 Resource access ......................................................................................................... 9-52

9.10.3.1 Memory-mapped access ........................................................................................ 9-52

9.10.3.2 Special-purpose register access (Nexus only) ....................................................... 9-58

9.10.4 Instruction jamming................................................................................................... 9-58

9.10.4.1 Debug storage space (IJCFG[IJMODE] = 1) ........................................................ 9-59

9.10.4.2 Instruction jamming input...................................................................................... 9-61

9.10.4.3 Supported instruction jamming instructions.......................................................... 9-62

9.10.4.4 Instructions supported only during instruction jamming....................................... 9-64

e6500 Core Reference Manual, Rev 0

Freescale Semiconductor xvii

Contents

Paragraph

Number Title

Page

Number

9.10.4.5 Exception conditions and affected architectural registers ..................................... 9-65

9.10.4.6 Instruction jamming status..................................................................................... 9-66

9.10.4.7 Special note on jamming store instructions........................................................... 9-66

9.10.4.8 Instruction jamming output.................................................................................... 9-67

9.10.4.9 IJAM procedure ..................................................................................................... 9-67

9.10.4.9.1 IJAM of instructions with input data ................................................................. 9-67

9.10.4.9.2 IJAM of instructions with output data ............................................................... 9-68

9.10.4.9.3 IJAM of instructions with no associated data.................................................... 9-68

9.10.4.9.4 IJAM of instructions to read or write SPRs, PMRs, CR, FPSCR, and MSR .... 9-68

9.10.4.10 Instruction jamming error conditions .................................................................... 9-69

9.11 Nexus trace..................................................................................................................... 9-69

9.11.1 Nexus features............................................................................................................9-70

9.11.2 Enabling Nexus operations on the processor ............................................................. 9-71

9.11.3 Modes of operation .................................................................................................... 9-71

9.11.4 Supported TCODEs ................................................................................................... 9-71

9.11.5 Nexus message fields................................................................................................. 9-78

9.11.5.1 TCODE field.......................................................................................................... 9-78

9.11.5.2 Source ID field (SRC)............................................................................................ 9-78

9.11.5.3 Relative Address field (U-ADDR)......................................................................... 9-79

9.11.5.4 Full Address field (F-ADDR)................................................................................ 9-79

9.11.5.5 Timestamp field (TSTAMP) .................................................................................. 9-79

9.11.6 Nexus message queues............................................................................................... 9-80

9.11.6.1 Message queue overrun ......................................................................................... 9-81

9.11.6.2 CPU stall ................................................................................................................ 9-81

9.11.6.3 Message suppression ............................................................................................. 9-81

9.11.7 Nexus message priority.............................................................................................. 9-81

9.11.7.1 Data Acquisition Message priority loss response and retry................................... 9-82

9.11.7.2 Ownership Trace message priority loss response and retry................................... 9-82

9.11.7.3 Program Trace Message priority loss response and retry ...................................... 9-83

9.11.8 Timestamp Correlation Message priority loss response and retry............................. 9-83

9.11.9 Performance Profile Message priority loss response and retry.................................. 9-83

9.11.10 Data Trace Message priority loss response and retry ................................................ 9-83

9.11.11 Debug Status messages .............................................................................................. 9-83

9.11.12 Error messages...........................................................................................................9-83

9.11.13 Resource full messages.............................................................................................. 9-84

9.11.14 Program Trace............................................................................................................9-84

9.11.14.1 Program Trace—enable and disable ...................................................................... 9-85

9.11.14.2 Lite Program Trace mode ...................................................................................... 9-86

9.11.14.2.1 Lite Program Trace mode—enabling ................................................................ 9-86

9.11.14.2.2 Lite Program Trace mode—how it works ......................................................... 9-86

9.11.14.2.3 Lite Program Trace mode—example................................................................. 9-88

e6500 Core Reference Manual, Rev 0

xviii Freescale Semiconductor

Contents

Paragraph

Number Title

Page

Number

9.11.14.3 Sequential instruction count field .......................................................................... 9-89

9.11.14.4 Branch/predicate history events ............................................................................. 9-89

9.11.14.5 Indirect Branch message events............................................................................. 9-90

9.11.14.6 Resource Full events.............................................................................................. 9-90

9.11.14.7 Program Correlation events ................................................................................... 9-90

9.11.14.8 Synchronization conditions ................................................................................... 9-91

9.11.15 Data Trace .................................................................................................................. 9-92

9.11.15.1 Data Trace—enable and disable ............................................................................ 9-92

9.11.15.2 Data Trace range control........................................................................................ 9-93

9.11.15.3 Data Trace Size (DSZ) field .................................................................................. 9-94

9.11.15.4 Data Trace address field......................................................................................... 9-94

9.11.15.5 Data Trace data field.............................................................................................. 9-95

9.11.15.6 Data Trace message events .................................................................................... 9-95

9.11.16 Ownership Trace........................................................................................................ 9-95

9.11.16.1 Ownership Trace—enable and disable .................................................................. 9-95

9.11.16.2 Ownership Trace Process field .............................................................................. 9-96

9.11.16.3 Standard Ownership Trace message events........................................................... 9-96

9.11.16.4 “Sync” Ownership Trace message events.............................................................. 9-97

9.11.17 Data Acquisition Trace .............................................................................................. 9-97

9.11.17.1 Data Acquisition Trace—enable and disable......................................................... 9-97

9.11.17.2 Data Acquisition ID Tag field................................................................................ 9-98

9.11.17.3 Data Acquisition Data field ................................................................................... 9-98

9.11.17.4 Data Acquisition Trace event................................................................................. 9-98

9.11.18 Watchpoint Trace ....................................................................................................... 9-98

9.11.18.1 Watchpoint events.................................................................................................. 9-98

9.11.18.2 Watchpoint Trace—enable and disable ............................................................... 9-100

9.11.18.3 Watchpoint Hit field............................................................................................. 9-100

9.11.18.4 Watchpoint Trace message events ....................................................................... 9-101

9.11.19 Timestamp Correlation messages ............................................................................ 9-101

9.11.20 Performance Profile messages ................................................................................. 9-101

9.11.20.1 Performance Profile messages—enable and disable ........................................... 9-101

9.11.20.2 Performance Profile message events ................................................................... 9-102

9.11.20.3 Performance Profile message configuration ........................................................ 9-102

9.11.20.4 Performance Profile Sync field............................................................................ 9-102

9.12 Performance monitor ................................................................................................... 9-102

9.12.1 Overview.................................................................................................................. 9-103

9.12.2 Performance monitor instructions............................................................................ 9-105

9.12.3 Performance monitor interrupt................................................................................. 9-105

9.12.4 Event counting ......................................................................................................... 9-106

9.12.4.1 Processor context configurability ........................................................................ 9-106

9.12.4.2 Processor performance monitor and program counter capture function ............. 9-107

e6500 Core Reference Manual, Rev 0

Freescale Semiconductor xix

Contents

Paragraph

Number Title

Page

Number

9.12.5 Examples.................................................................................................................. 9-108

9.12.5.1 Chaining counters ................................................................................................ 9-108

9.12.6 Event selection ......................................................................................................... 9-109

Chapter 10

Execution Timing

10.1 Terminology and conventions........................................................................................ 10-1

10.2 Instruction timing overview ........................................................................................... 10-3

10.3 General timing considerations ....................................................................................... 10-6

10.3.1 General instruction flow ............................................................................................ 10-7

10.3.2 Instruction fetch timing considerations...................................................................... 10-8

10.3.2.1 L1 and L2 TLB access times ................................................................................. 10-8

10.3.2.2 Interrupts associated with instruction fetching ...................................................... 10-9

10.3.2.3 Cache-related latency............................................................................................. 10-9

10.3.3 Dispatch, issue, and completion considerations ...................................................... 10-10

10.3.3.1 Instruction serialization ....................................................................................... 10-11

10.3.4 Memory synchronization timing considerations...................................................... 10-12

10.3.4.1 sync instruction timing considerations ................................................................ 10-12

10.3.4.2 mbar instruction timing considerations .............................................................. 10-13

10.4 Execution ..................................................................................................................... 10-13

10.4.1 Branch execution unit .............................................................................................. 10-14

10.4.1.1 Branch instructions and completion .................................................................... 10-14

10.4.1.2 Branch prediction and resolution......................................................................... 10-15

10.4.1.2.1 Branch predictor structure and operation ........................................................ 10-16

10.4.1.2.2 Global History (GHR) register and Pattern History Table (PHT) ................... 10-17

10.4.1.2.3 Segment Target Address Cache (STAC), Segment Target Index

Cache (STIC), and link stack....................................................................... 10-17

10.4.1.2.4 Branch predictor operations controlled by BUCSR ........................................ 10-18

10.4.1.2.5 Branch prediction special cases: multiple matches and phantom branches .... 10-19

10.4.1.3 Changing LR and CTR in branch instructions .................................................... 10-19

10.4.2 Complex and simple unit execution......................................................................... 10-19

10.4.2.1 CFX divide execution .......................................................................................... 10-20

10.4.2.2 CFX multiply execution....................................................................................... 10-20

10.4.2.3 CFX bypass path.................................................................................................. 10-21

10.4.3 AltiVec (vector) execution ....................................................................................... 10-22

10.4.4 Load/store execution................................................................................................ 10-23

10.4.4.1 Effect of operand placement on performance...................................................... 10-23

10.5 Instruction latency summary........................................................................................ 10-24

10.6 Instruction scheduling guidelines ................................................................................ 10-45

e6500 Core Reference Manual, Rev 0

xx Freescale Semiconductor

Contents

Paragraph

Number Title

Page

Number

Chapter 11

Core and Cluster Software Initialization Requirements

11.1 Core and cluster state and software initialization after reset ......................................... 11-1

11.2 MMU state ..................................................................................................................... 11-1

11.3 Thread state.................................................................................................................... 11-1

11.4 Core register state .......................................................................................................... 11-2

11.4.1 GPRs .......................................................................................................................... 11-2

11.4.2 FPRs........................................................................................................................... 11-2

11.4.3 VRs ............................................................................................................................ 11-3

11.4.4 SPRs........................................................................................................................... 11-3

11.4.5 MSR, FPSCR, and VSCR.......................................................................................... 11-4

11.5 Timer state...................................................................................................................... 11-5

11.6 L1 cache state................................................................................................................. 11-5

11.7 L2 cache state................................................................................................................. 11-6

11.8 Branch target buffer state ............................................................................................... 11-7

Appendix A

Simplified Mnemonics

A.1 Overview......................................................................................................................... A-1

A.2 Subtract simplified mnemonics....................................................................................... A-1

A.2.1 Subtract immediate ..................................................................................................... A-1

A.2.2 Subtract ....................................................................................................................... A-2

A.3 Rotate and shift simplified mnemonics........................................................................... A-2

A.3.1 Operations on words ................................................................................................... A-2

A.3.2 Operations on doublewords ........................................................................................ A-3

A.4 Branch instruction simplified mnemonics ...................................................................... A-4

A.4.1 Key facts about simplified branch mnemonics ........................................................... A-5

A.4.2 Eliminating the BO operand ....................................................................................... A-6

A.4.3 Incorporating the BO branch prediction ..................................................................... A-7

A.4.4 The BI operand—CR bit and field representations .................................................... A-8

A.4.4.1 BI operand instruction encoding............................................................................. A-8

A.4.4.1.1 Specifying a CR bit............................................................................................. A-9

A.4.4.1.2 The crS operand ............................................................................................... A-11

A.4.5 Simplified mnemonics that incorporate the BO operand.......................................... A-11

A.4.5.1 Examples that Eliminate the BO Operand............................................................ A-12

A.4.6 Simplified mnemonics that incorporate CR conditions (eliminate BO

and replace BI with crS)....................................................................................... A-15

A.4.6.1 Branch simplified mnemonics that incorporate CR conditions:

examples ........................................................................................................... A-17

剩余629页未读，继续阅读

wangmingchina

粉丝: 9
资源: 15

e6500处理器参考手册：核心技术与规格介绍

POWERPC E6500 datasheet

E6500RM.PDF

fsl-toolchain.rar

Pentium Dual Core E6500K处理器—不锁倍频，Intel中端亮剑.pdf

fsl-toolchain-e6500.rar

e6500 核参考手册-学习记录

中控E6500数据处理站.pdf

中控E6500数据处理站选型资料

Dell Latitude E6500 UMA (Compal LA-4041P).pdf

Dell Latitude E6500 Precision M4400 DISCRETE (Compal LA-4051P)

最新资源