10
The Stratix FPGA device family has a much more complex structure than the general FPGA
described in section 2.1. In addition to logic blocks, routing, and I/O blocks, Stratix devices also
contain DSP blocks, phase-locked loops (PLLs), and memory blocks. As already mentioned,
memory is the key component that makes an FPGA suitable for SOPC designs. Devices in the
Stratix family contain anywhere from 920,448 to 7,427,520 memory bits. Several different types
of memory blocks are available, each one suited to a particular application. Memory blocks
support several modes of operation, including simple dual-port, true dual-port, and single-port
RAM, ROM, and FIFO buffers. Some memory block types can be initialized at the time the
device is configured [12]. In this case the memory initialization bits are a part of the FPGA
programming file.
All the memory available in Stratix devices is synchronous. All inputs to a memory block are
registered, so the address and data are always captured on a clock edge. Outputs can be registered
for pipelined designs. Synchronous memory offers several advantages over asynchronous
memory. Synchronous memory generates a write strobe signal internally, so there is no need for
external circuitry. Performance of the synchronous memory is the same or better than
asynchronous memory, providing that the design is pipelined [17].
Quartus II provides a set of tools for circuit designs targeting Altera programmable devices.
These tools include design editors, compilation and simulation tools, and device programming
software. Design specification can be entered using one or more of the following formats:
schematic entry, VHDL, Verilog HDL, Altera HDL (AHDL), EDIF netlist, and Verilog Quartus
Mapping File (VQM) netlist. AHDL is an Altera specific HDL integrated into Quartus II. EDIF
and VQM are two netlist specification formats [18]. Netlist input formats are useful when a third
party synthesis tool is used in the design flow. Output of the third party tool can be fed to
Quartus, which performs placement and routing (also called fitting in Quartus terminology) for
Altera FPGAs. This is especially useful for legacy designs that include language constructs or
library components specific to other synthesis tools. Various parameters guiding the compilation
process can be set, and the process can be automated using scripting.
Quartus II includes a library of parameterizable megafunctions (LPM), which implement
standard building blocks used in digital circuit design. Library megafunctions may be
parameterized at design time to better suite the needs of a system being designed. Using the
megafunctions instead of implementing the custom blocks reduces the design time. The
megafunctions may be implemented more efficiently in the target FPGA than the custom design,
although that is not necessarily always the case [16]. There are two ways a megafunction can be
included in HDL design. It may be explicitly instantiated as a module, or it can be inferred from
剩余98页未读，继续阅读
rsb198
- 粉丝: 1
- 资源: 12
我的内容管理
展开
最新资源
- 最优条件下三次B样条小波边缘检测算子研究
- 深入解析：wav文件格式结构
- JIRA系统配置指南：代理与SSL设置
- 入门必备：电阻电容识别全解析
- U盘制作启动盘：详细教程解决无光驱装系统难题
- Eclipse快捷键大全：提升开发效率的必备秘籍
- C++ Primer Plus中文版：深入学习C++编程必备
- Eclipse常用快捷键汇总与操作指南
- JavaScript作用域解析与面向对象基础
- 软通动力Java笔试题解析
- 自定义标签配置与使用指南
- Android Intent深度解析：组件通信与广播机制
- 增强MyEclipse代码提示功能设置教程
- x86下VMware环境中Openwrt编译与LuCI集成指南
- S3C2440A嵌入式终端电源管理系统设计探讨
- Intel DTCP-IP技术在数字家庭中的内容保护
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
