RTL8363SB
Datasheet
Layer 2 Managed 2+2-Port 10/100/1000M Switch Controller vii Track ID: JATR-2265-11 Rev. 1.0
T
ABLE 53. MII MAC MODE TIMING.............................................................................................................................................65
TABLE 54. MII PHY MODE TIMING CHARACTERISTICS................................................................................................................66
TABLE 55. RGMII TIMING CHARACTERISTICS..............................................................................................................................68
TABLE 56. POWER AND RESET CHARACTERISTICS ........................................................................................................................69
TABLE 57. ORDERING INFORMATION ............................................................................................................................................71
List of Figures
FIGURE 1. 2-PORT 1000BASE-T ROUTER WITH DUAL MII/RGMII/GMII .....................................................................................5
FIGURE 2. BLOCK DIAGRAM..........................................................................................................................................................6
FIGURE 3. PIN ASSIGNMENTS (LQFP-128) ....................................................................................................................................7
FIGURE 4. CONCEPTUAL EXAMPLE OF POLARITY CORRECTION ..................................................................................................25
FIGURE 5. PROTOCOL-BASED VLAN FRAME FORMAT AND FLOW CHART..................................................................................32
FIGURE 6. MAX-MIN SCHEDULING DIAGRAM ...........................................................................................................................34
FIGURE 7. PULL-UP AND PULL-DOWN OF LED PINS FOR SINGLE-COLOR LED...........................................................................38
FIGURE 8. PULL-UP AND PULL-DOWN OF LED PINS FOR BI-COLOR LED...................................................................................38
FIGURE 9. SMI START AND STOP COMMAND ..............................................................................................................................40
FIGURE 10. EEPROM SMI HOST TO EEPROM............................................................................................................................40
FIGURE 11. EEPROM SMI HOST MODE FRAME...........................................................................................................................40
FIGURE 12. EEPROM SMI WRITE COMMAND FOR SLAVE MODE ................................................................................................41
FIGURE 13. EEPROM SMI READ COMMAND FOR SLAVE MODE..................................................................................................41
FIGURE 14. SPI-SLAVE WRITE COMMAND ACCESS FORMAT ........................................................................................................42
FIGURE 15. SPI-SLAVE READ COMMAND ACCESS FORMAT .........................................................................................................42
FIGURE 16. MAC GMII MODE INTERFACE (1GBPS) SIGNAL DIAGRAM........................................................................................45
FIGURE 17. RGMII MODE INTERFACE SIGNAL DIAGRAM.............................................................................................................46
FIGURE 18. MII PHY MODE INTERFACE (100MBPS) SIGNAL DIAGRAM .......................................................................................48
FIGURE 19. MII MAC MODE INTERFACE (100MBPS) SIGNAL DIAGRAM......................................................................................48
FIGURE 20. EEPROM SMI HOST MODE TIMING CHARACTERISTICS............................................................................................60
FIGURE 21. SCK/SDA POWER ON TIMING ....................................................................................................................................60
FIGURE 22. EEPROM AUTO-LOAD TIMING..................................................................................................................................60
FIGURE 23. EEPROM SMI SLAVE MODE TIMING CHARACTERISTICS ..........................................................................................61
FIGURE 24. SPI-SLAVE MODE TIMING CHARACTERISTICS............................................................................................................62
FIGURE 25. MDIO SOURCED BY THE MASTER ..............................................................................................................................63
FIGURE 26. MDIO SOURCED BY THE RTL8363SB (SLAVE) .........................................................................................................63
FIGURE 27. GMII TIMING CHARACTERISTICS ...............................................................................................................................64
FIGURE 28. MII MAC MODE CLOCK TO DATA OUTPUT DELAY TIMING ......................................................................................65
FIGURE 29. MII MAC MODE INPUT TIMING .................................................................................................................................65
FIGURE 30. MII PHY MODE OUTPUT TIMING...............................................................................................................................66
FIGURE 31. MII PHY MODE CLOCK OUTPUT TO DATA INPUT DELAY TIMING .............................................................................66
FIGURE 32. RGMII OUTPUT TIMING CHARACTERISTICS (RGX_TXCLK_DELAY=0) ................................................................67
FIGURE 33. RGMII OUTPUT TIMING CHARACTERISTICS (RGX_TXCLK_DELAY=2NS) ............................................................67
FIGURE 34. RGMII INPUT TIMING CHARACTERISTICS (RGX_RXCLK_DELAY=0)....................................................................67
FIGURE 35. RGMII INPUT TIMING CHARACTERISTICS (RGX_RXCLK_DELAY=2NS)................................................................68
FIGURE 36. POWER AND RESET CHARACTERISTICS.......................................................................................................................69