GNU make工具详解与实战

需积分: 3 31 浏览量更新于2024-08-01 收藏 3.71MB PDF 举报

"GNU make 手册" GNU make 是一个强大的自动化构建工具，它能够智能地判断大型程序中哪些部分需要重新编译，并自动执行相应的编译命令。这个手册是关于 GNU make 的官方文档，适用于版本 3.80，更新日期为2002年7月8日。手册包含了以下章节，详细介绍了如何使用和编写 makefile： 1. **概述**：简要介绍 make 的基本概念和作用，解释了它是如何帮助开发者管理编译过程的。 2. **Makefile 入门**：这部分向初学者介绍了如何创建和理解 makefile，它是 make 工作的基础。 3. **编写 Makefile**：详细讲解了如何编写 makefile，使其告诉 make 应该如何工作，包括目标、依赖项和规则的设定。 4. **规则**：规则是 makefile 的核心，它们定义了何时需要重新构建某个文件以及如何进行构建。 5. **规则中的命令**：这部分解释了如何在规则中指定命令，以完成文件的重新构建，包括命令行的语法和特殊字符的使用。 6. **变量的使用**：通过使用变量，可以避免在 makefile 中重复代码，提高可读性和可维护性。 7. **条件部分的 Makefile**：根据变量的值来决定 makefile 中某些部分是否被使用或忽略，实现条件化构建逻辑。 8. **文本转换函数**：提供了一系列强大的文本处理函数，用于在 makefile 中进行字符串操作和模式匹配。 9. **如何运行 make**：详述了如何在命令行中调用 make，包括各种选项和参数的使用。 10. **使用隐含规则**：通过隐含规则，可以根据文件名自动应用编译规则，简化大量类似文件的处理。 11. **更新归档文件**：介绍了如何利用 make 更新静态库（archive 文件）。 12. **GNU make 的特性**：突出展示了 GNU make 相比其他构建工具的独特功能和优势。 13. **不兼容性**：提到了与其它 make 实现的不兼容之处，帮助开发者了解潜在问题。通过深入学习 GNU make 手册，开发者可以更高效地管理项目构建，减少手动编译的工作量，提高软件开发的效率。

GNU make:

objects = main.o kbd.o command.o display.o \

insert.o search.o files.o utils.o

edit : $(objects)

cc -o edit $(objects)

main.o : defs.h

kbd.o : defs.h command.h

command.o : defs.h command.h

display.o : defs.h buffer.h

insert.o : defs.h buffer.h

search.o : defs.h buffer.h

files.o : defs.h buffer.h command.h

utils.o : defs.h

.PHONY : clean

clean :

rm edit $(objects)

This is how we would write the makefile in actual practice. (The complications associated with `clean' are

described elsewhere. See 4.6 Phony Targets, and Errors in Commands.)

Because implicit rules are so convenient, they are important. You will see them used frequently.

[ < ] [ > ]

[ << ] [ Up ] [ >> ]

[Top] [Contents]

[Index]

[ ? ]

2.6 Another Style of Makefile

When the objects of a makefile are created only by implicit rules, an alternative style of makefile is possible. In

this style of makefile, you group entries by their prerequisites instead of by their targets. Here is what one

looks like:

http://www.gnu.org/software/make/manual/html_mono/make.html（第 16／246 页）2005-10-10 18:37:16

GNU make:

● An

explicit rule

says when and how to remake one or more files, called the rule's targets. It lists the

other files that the targets depend on, call the

prerequisites

of the target, and may also give commands

to use to create or update the targets. See section Writing Rules.

● An

implicit rule

says when and how to remake a class of files based on their names. It describes how a

target may depend on a file with a name similar to the target and gives commands to create or update

such a target. See section Using Implicit Rules.

● A

variable definition

is a line that specifies a text string value for a variable that can be substituted into

the text later. The simple makefile example shows a variable definition for objects as a list of all object

files (see section Variables Make Makefiles Simpler).

● A

directive

is a command for make to do something special while reading the makefile. These include:

❍ Reading another makefile (see section Including Other Makefiles).

❍ Deciding (based on the values of variables) whether to use or ignore a part of the makefile (see

section Conditional Parts of Makefiles).

❍ Defining a variable from a verbatim string containing multiple lines (see section Defining

Variables Verbatim).

● `#' in a line of a makefile starts a

comment

. It and the rest of the line are ignored, except that a trailing

backslash not escaped by another backslash will continue the comment across multiple lines. A line

containing just a comment (with perhaps spaces before it) is effectively blank, and is ignored. If you

want a literal #, escape it with a backslash (e.g., \#). Comments may appear on any line in the

makefile, although they are treated specially in certain situations.

Within a command script (if the line begins with a TAB character) the entire line is passed to the shell,

just as with any other line that begins with a TAB. The shell decides how to interpret the text: whether

or not this is a comment is up to the shell.

Within a define directive, comments are not ignored during the definition of the variable, but rather

kept intact in the value of the variable. When the variable is expanded they will either be treated as

make comments or as command script text, depending on the context in which the variable is

evaluated.

[ < ] [ > ]

[ << ] [ Up ] [ >> ]

[Top] [Contents]

[Index]

[ ? ]

http://www.gnu.org/software/make/manual/html_mono/make.html（第 19／246 页）2005-10-10 18:37:16

GNU make:

3.2 What Name to Give Your Makefile

By default, when make looks for the makefile, it tries the following names, in order: `GNUmakefile',

`makefile' and `Makefile'.

Normally you should call your makefile either `makefile' or `Makefile'. (We recommend `Makefile' because it

appears prominently near the beginning of a directory listing, right near other important files such as

`README'.) The first name checked, `GNUmakefile', is not recommended for most makefiles. You should

use this name if you have a makefile that is specific to GNU make, and will not be understood by other

versions of make. Other make programs look for `makefile' and `Makefile', but not `GNUmakefile'.

If make finds none of these names, it does not use any makefile. Then you must specify a goal with a

command argument, and make will attempt to figure out how to remake it using only its built-in implicit

rules. See section

Using Implicit Rules.

If you want to use a nonstandard name for your makefile, you can specify the makefile name with the `-f' or

`--file' option. The arguments `-f

name

' or `--file=

name

' tell make to read the file

name

as the makefile. If you

use more than one `-f' or `--file' option, you can specify several makefiles. All the makefiles are effectively

concatenated in the order specified. The default makefile names `GNUmakefile', `makefile' and `Makefile' are

not checked automatically if you specify `-f' or `--file'.

[ < ] [ > ]

[ << ] [ Up ] [ >> ]

[Top] [Contents]

[Index]

[ ? ]

3.3 Including Other Makefiles

The include directive tells make to suspend reading the current makefile and read one or more other

makefiles before continuing. The directive is a line in the makefile that looks like this:

include

filenames

...

filenames

can contain shell file name patterns.

Extra spaces are allowed and ignored at the beginning of the line, but a tab is not allowed. (If the line begins

with a tab, it will be considered a command line.) Whitespace is required between include and the file names,

and between file names; extra whitespace is ignored there and at the end of the directive. A comment starting

with `#' is allowed at the end of the line. If the file names contain any variable or function references, they are

expanded. See section

How to Use Variables.

http://www.gnu.org/software/make/manual/html_mono/make.html（第 20／246 页）2005-10-10 18:37:16

剩余245页未读，继续阅读

SetTimer

粉丝: 0
资源: 5

GNU make工具详解与实战

GNU Make Manual

The GNU Make Manual中英文手册(清晰带标签)

GNU Make Manual / GNU.Make.Book / Managing.Projects.with.GNU.Make

gnu make manual

GNU Make Manual & Linux操作系统下C语言编程入门

GNU_Make_Manual

gnu_make_manual

gnu make

GNU-make-manual-v3.80.pdf

GNU make 官方文档

最新资源