武汉新芯XM25QH128AHIG NOR闪存规格书：单电源操作与低功耗特性

需积分: 2 24 浏览量更新于2024-06-18 收藏 2.25MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源推荐

This Data Sheet may be revised by subsequent versions Wuhan Xinxin Semiconductor Manufacturing Corp.

or modifications due to changes in technical specifications.

XM25QH128A

preliminary

Rev. H, Issue Date: 2018/08/06

Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and

a Page Program (PP) or Quad Input Page Program (QPP) sequence, which consists of four bytes plus

data. This is followed by the internal Program cycle (of duration t

To spread this overhead, the Page Program (PP) or Quad Input Page Program (QPP) instruction allows

up to 256 bytes to be programmed at a time (changing bits from 1 to 0) provided that they lie in

consecutive addresses on the same page of memory.

Sector Erase, Half Block Erase, Block Erase and Chip Erase

The Page Program (PP) or Quad Input Page Program (QPP) instruction allows bits to be reset from 1 to

0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can

be achieved a sector at a time, using the Sector Erase (SE) instruction, half a block at a time using the

Half Block Erase (HBE) instruction, a block at a time using the Block Erase (BE) instruction or

throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle

(of duration t

SE,

HBE,,

or t

). The Erase instruction must be preceded by a Write Enable (WREN)

instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP, QPP) or Erase (SE,

HBE, BE or CE) can be achieved by not waiting for the worst case delay (t

, t

HBE

or t

). The

Write In Progress (WIP) bit is provided in the Status Register so that the application program can

monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is

complete.

Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip

Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal

cycles have completed (Program, Erase, Write Status Register). The device then goes into the Stand-by

Power mode. The device consumption drops to I

CC1

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down

Mode (DP) instruction) is executed. The device consumption drops further to I

CC2

. The device remains in

this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device

ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used

as an extra software protection mechanism, when the device is not in active use, to protect the device

from inadvertent Write, Program or Erase instructions.

Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other

adverse system conditions that may compromise data integrity. To address this concern the

XM25QH128A provides the following data protection mechanisms:

 Power-On Reset and an internal timer (t

PUW

) can provide protection against inadvertent changes

while the power supply is outside the operating specification.

 Program, Erase and Write Status Register instructions are checked that they consist of a number

of clock pulses that is a multiple of eight, before they are accepted for execution.

 All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the

Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:

– Power-up

– Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction

completion or Page Program (PP), Quad Input Page Program (QPP) instruction completion

or Sector Erase (SE) instruction completion or Half Block Erase (HBE) / Block Erase (BE)

instruction completion or Chip Erase (CE) instruction completion

– Software/Hardware Reset completion

 The Block Protect (BP3, BP2, BP1, BP0) bits allow part of the memory to be configured as read-

only. This is the Software Protected Mode (SPM).

 The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status

 In addition to the low power consumption feature, the Deep Power-down mode offers extra

software protection from inadvertent Write, Program and Erase instructions, as all instructions are

ignored except one particular instruction (the Release from Deep Power-down instruction).

This Data Sheet may be revised by subsequent versions Wuhan Xinxin Semiconductor Manufacturing Corp.

or modifications due to changes in technical specifications.

XM25QH128A

preliminary

Rev. H, Issue Date: 2018/08/06

Table 3. Protected Area Sizes Sector Organization

Status Register Content

Memory Content

T/B

SR.5

SR.4

SR.3

SR.2

Protect Areas

Addresses

Density(KB)

Portion

Bit

None

Block 252 to 255

FC0000h-FFFFFFh

256KB

Upper 4/256

Block 248 to 255

F80000h-FFFFFFh

512KB

Upper 8/256

Block 240 to 255

F00000h-FFFFFFh

1024KB

Upper 16/256

Block 224 to 255

E00000h-FFFFFFh

2048KB

Upper 32/256

Block 192 to 255

C00000h-FFFFFFh

4096KB

Upper 64/256

Block 128 to 255

800000h-FFFFFFh

8192KB

Upper 128/256

Block 0 to 255

000000h-FFFFFFh

16384KB

All

None

Block 0 to 3

000000h-03FFFFh

256KB

Lower 4/256

Block 0 to 7

000000h-07FFFFh

512KB

Lower 8/256

Block 0 to 15

000000h-0FFFFFh

1024KB

Lower 16/256

Block 0 to 31

000000h-1FFFFFh

2048KB

Lower 32/256

Block 0 to 63

000000h-3FFFFFh

4096KB

Lower 64/256

Block 0 to 127

000000h-7FFFFFh

8192KB

Lower 128/256

Block 0 to 255

000000h-FFFFFFh

16384KB

All

None

Block 0 to 251

000000h-FBFFFFh

16128KB

Lower 252/256

Block 0 to 247

000000h-F7FFFFh

15872KB

Lower 248/256

Block 0 to 239

000000h-EFFFFFh

15360KB

Lower 240/256

Block 0 to 223

000000h-DFFFFFh

14336KB

Lower 224/256

Block 0 to 191

000000h-BFFFFFh

12288KB

Lower 192/256

Block 0 to 127

000000h-7FFFFFh

8192KB

Lower 128/256

Block 0 to 255

000000h-FFFFFFh

16384KB

All

None

Block 4 to 255

040000h-FFFFFFh

16128KB

Upper 252/256

Block 8 to 255

080000h-FFFFFFh

15872KB

Upper 248/256

Block 16 to 255

100000h-FFFFFFh

15360KB

Upper 240/256

Block 32 to 255

200000h-FFFFFFh

14336KB

Upper 224/256

Block 64 to 255

400000h-FFFFFFh

12288KB

Upper 192/256

Block 128 to 255

800000h-FFFFFFh

8192KB

Upper 128/256

Block 0 to 255

000000h-FFFFFFh

16384KB

All

This Data Sheet may be revised by subsequent versions Wuhan Xinxin Semiconductor Manufacturing Corp.

or modifications due to changes in technical specifications.

XM25QH128A

preliminary

Rev. H, Issue Date: 2018/08/06

INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial

Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven

Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on

Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 5. Every instruction sequence starts with a one-byte instruction code.

Depending on the instruction, it might be followed by address bytes, or data bytes, or both or none. Chip

Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the

case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast_Read), Dual Output Fast

Read (3Bh), Dual I/O Fast Read (BBh), Quad Output Fast Read (6Bh), Quad Input/Output FAST_READ

(EBh), Read Status Register (RDSR), Read Suspend Status Register (RDSSR) or Release from Deep

Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a

data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being

shifted out.

In the case of a write instruction, Chip Select (CS#) must be driven High exactly at a byte boundary,

otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must driven High

when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight.

For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be

reset.

In the case of multi-byte commands of Page Program (PP), Quad Input Page Program (QPP), and

Release from Deep Power Down (RES ) minimum number of bytes specified has to be given,

without which, the command will be ignored.

In the case of Page Program, if the number of byte after the command is less than 4 (at least 1

data byte), it will be ignored too. In the case of SE and HBE / BE, exact 24-bit address is a must,

any less or more will cause the command to be ignored.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase

cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues

unaffected.

剩余77页未读，继续阅读

qq_wh2020

粉丝: 20
资源: 115

会员权益专享

武汉新芯XM25QH128AHIG NOR闪存规格书：单电源操作与低功耗特性

国微SM25QH128以及复旦微JFM25F32A Flash芯片的操作使用笔记

FLASH 规格书

FPGA配置XM25QH128A

如何清除 qh.NOerrexit

在命令行中输入./bin/rtidds/HoloVis -c ./config/holovis_app/app_config/holovis_app_qh01.yaml -m 0 --domain_id 1 --mcu_domain_id 2 启动项目，我如何在项目中读取这个命令行输入的yaml文件名

stm32控制sm25qh256的代码

用HHDM600读取SM25QH256的ID

用HHDM600读取SM25QH256

stm32控制sm25qh256代码

用HHDM600读取SM25QH256的ID的代码

想把dtGenerate时间显示在cdm里应该怎么改'dtGenerate' => date("Y-m-d H:i:s", time()), 'cmd' => '@' . $value['NickName'] . ', ' . '用' . trim($last) . ', 剩' . (sprintf('%.2f', floatval($value['score'] - $last))) . ' 第'.trim($qh % 100) .'期' . ' 第'.trim($qh % 100) .'期' ,

用HHDM600VEL7读取SM25QH256的ID的代码

stm32读取sm25qh256的ID

XX1002-QH倍频器特点

跑上面代码出现段错误QH6249 qh_lib_check: Incorrect qhull library called. Size of qhT for caller is 8232, but for library is 8184. QH6259 qh_lib_check: Cannot continue. Library 'qhull_r 7.2.0 (2015.2.r 2016/01/18)' is reentrant (e.g., qhull_r.so) 段错误 (核心已转储)

增加返回生成时间 'cmd' => '@' . $value['NickName'] . ', ' . '用' . trim($last) . ', 剩' . (sprintf('%.2f', floatval($value['score'] - $last))) . ' 第'.trim($qh % 100) .'期' ,

≥ ( 1 − qh2 q )qc( 1 − 1 qc )qk ( 1 − qh3 q ) · ( 1 − qh4 q ) (1 − qh5 q ) 1 qc 。

执行this.$router.push("/qh-suggest");后，报错Cannot read property 'push' of undefined TypeError: Cannot read property 'push' of undefined

会员权益专享

最新资源