GN25L95 19
Advanced Datasheet
Rev 1.0 – 28 January 2013
Proprietary & Confidential
Modes of Operation
The GN25L95 is highly configurable and offers multiple set-up configurations to suit various
applications and operating conditions. In particular the modulation and bias currents can be
programmed over temperature using several methods of control: Direct programming of Modulation
and Bias DACs, Temperature indexed Look-Up Table (LUT) control of Modulation and Bias, Mean
Power control using the Automatic Power Control (APC) loop and Automatic Extinction Ratio control
– a closed loop control method for controlling modulation current over temperature.
There are three main modes of operation and configuration for memory interfacing on the GN25L95:
1. Internal NVM mode – uses internal NVM to store set-up data.
2. External EEPROM mode – uses external EEPROM to store set-up data.
3. External MCU mode – uses an external MCU to store and process data.
The GN25L95 automatically configures itself into 1 of the 3 operating modes during the power-up
process and dependent on the external connections made to the GN25L95. These are described
below in detail.
Internal NVM mode
The GN25L95 has enough on-chip non-volatile memory (NVM) to allow the GN25L95 to function
without the need for external EEPROM memory or control via an external MCU. The internal NVM
mode is particularly suited to low cost applications that do not require SFF-8472 compliance. In this
mode the SFF-8472 state machine controller is fully functional, however due to there being no
EEPROM memory the A0h and A2h memory areas are entirely volatile register space. The external
calibration is not used in this mode. The GN25L95 selects this mode of operation by default if an
external EEPROM is not found to be connected to the EE_SDA and EE_SCL I/O pins and those pins
are left unconnected. The GN25L95 then loads all setting and control data from the internal NVM.
Register memory only
A0
h Lower
SFF-8472
A
0h Upper
(SFF-8079
)
A2h Lower
SFF
-8472
Diagnostics
A2h Upper
SFF
-8472
User Writable
Memory Space
GN
25L95
Control
Settings
MODULATION
LUT
BIAS
LUT
00h
7Fh
80h
FFh
00h
7Fh
80
h
FFh
Table Select =
0/1
Table Select = 2
Table Select = 4 Table Select = 5
Table Select = 6
TabSel
& Passwd
7Ah
I
2
C Address = A0
h I
2
C Address = A2
h
Alm & Wrn Set
F7
h
GN25L95
Factory
Settings
APD DAC
LUT
APCSET
LUT
Register memory mirrored in internal NVM
A0
h
C
0h
Reserved
F
7h
Figure 12 – GN25L95 NVM backed-up addresses
As shown in Figure 12 above, A0h and A2h (Table Select 0/1) are not stored in internal NVM and are
therefore completely volatile except for registers F7h to FFh which contain Alarm and Warning control
functions.