TI-TLV320AIC3263：超低功耗立体声音频编解码器

需积分: 5 84 浏览量更新于2024-06-28 4 收藏 1.55MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

"TI-TLV320AIC3263.pdf 是一款由德州仪器(TI)推出的超低功耗立体声音频编解码器，具有内置微型DSP、直接路径耳机放大器和Class-D扬声器放大器功能。这款芯片适用于移动电话、平板电脑、电子书等便携式设备，提供高质量的音频播放和录音解决方案。" TI的TLV320AIC3263是音频处理领域的一款先进芯片，主要特点包括： 1. **三个独立的数字音频串行接口**：每个接口都具有单独的I/O电源电压，提供灵活性和独立性，便于系统设计。 2. **高信噪比立体声DAC**：提供101dB的信噪比，支持TDM和单声道PCM，确保音频回放的高保真度。在48kHz采样率下，立体声DAC的播放功率仅为2.7mW，效率极高。 3. **高性能立体声ADC**：具有93dB的信噪比，8通道输入和输出，支持从8到192kHz的播放和录音，确保录音质量同样出色。 4. **可编程锁相环(PLL)**：结合低频时钟功能，可以灵活地调整系统时钟，优化性能并减少外部组件需求。 5. **直接路径耳机驱动器**：30mW的驱动能力，消除大的输出直流阻断电容，提供清晰、无失真的音频体验。 6. **12位SAR ADC**：可编程的12位模数转换器，增强了信号处理能力，适应不同的应用需求。 7. **SPI和I2C控制接口**：提供灵活的通信方式，方便与其他系统组件进行交互。 8. **差分接收器输出驱动器**：128mW的输出驱动器，确保信号传输的稳定性和抗干扰能力。 9. **Class-D扬声器驱动器**：能够提供1.7W(8Ω, 5.5V, 10% THDN)或1.4W(8Ω, 5.5V, 1% THDN)的功率输出，适用于小型扬声器系统。 10. **小尺寸封装**：采用4.81mm x 4.81mm x 0.625mm的81球WCSP封装，节省了板级空间。此外，该芯片还配备了**Power Tune™技术**，可以根据信号质量与电源效率进行动态调整，确保在不同工作条件下都能实现最佳的音频质量和功耗平衡。同时，提供了丰富的信号处理选项，适用于各种应用场景，如立体声线路输出、移动手机、平板电脑以及便携式导航设备等。 TLV320AIC3263是一款集成了高效能音频处理功能、低功耗特性和小巧封装的解决方案，特别适合于对音频质量和功耗有严格要求的便携式设备。

资源详情

资源推荐

TLV320AIC3263

www.ti.com

SLAS923 –JUNE 2013

Electrical Characteristics, SAR ADC

= 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDDx = 1.8V; RECVDD_33 = 3.3V; SVDD, SPK_V,

MICBIAS_VDD = 3.6V; f

(Audio) = 48kHz; Audio Word Length = 20 bits; C

ext

= 1μF on VREF_SAR and VREF_AUDIO pins;

PLL disabled unless otherwise noted.

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

SAR ADC Inputs

Analog Input voltage range 0 VREF_SAR V

Input

Input impedance IN1L/AUX1 or IN1R/AUX2 Selected 1 ÷ (f×C

SAR_IN

)

(1)

kΩ

Input capacitance, C

SAR_IN

25 pF

Input leakage current 1 µA

Battery VBAT Input voltage range 2.2 5.5 V

Input

VBAT (Battery measurement)

VBAT Input impedance 5 kΩ

selected

(2)

VBAT Input capacitance 25 pF

VBAT Input leakage current 1 µA

SAR ADC Conversion

Resolution Programmable: 8-bit, 10-bit, 12-bit 8 12 Bits

No missing codes 12-bit resolution 11 Bits

IN1L/ Integral linearity ±1 LSB

12-bit resolution, SAR ADC clock =

AUX1

Internal Oscillator Clock, Conversion

Offset error clock = Internal Oscillator / 4, External ±1 LSB

Reference = 1.8V

(3)

Gain error -0.09 %

Noise DC voltage applied to IN1L/AUX1 = 1 V, ±1 LSB

SAR ADC clock = Internal Oscillator

Clock, Conversion clock = Internal

Oscillator / 4, External Reference =

1.8V

(4)(3)

VBAT Accuracy 12-bit resolution, SAR ADC clock = 2 %

Internal Oscillator Clock, Conversion

Offset error ±2 LSB

clock = Internal Oscillator / 4, Internal

Gain error 1.5 %

Reference = 1.25V

Noise DC voltage applied to VBAT = 3.6 V, 12- ±0.5 LSB

bit resolution, SAR ADC clock = Internal

Oscillator Clock, Conversion clock =

Internal Oscillator / 4, Internal Reference

= 1.25V

Conversion Rate

Normal conversion operation 12-bit resolution, SAR ADC clock = 12 119 kHz

MHz External Clock, Conversion clock =

External Clock / 4, External Reference =

1.8V

(3)

. With Fast SPI reading of data.

High-speed conversion 8-bit resolution,SAR ADC clock = 12 250 kHz

operation MHz External Clock, Internal Conversion

clock = External Clock (Conversion

accuracy is reduced.), External

Reference = 1.8V

(3)

. With Fast SPI

reading of data.

Voltage Reference - VREF_SAR

Voltage range Internal VREF_SAR 1.25±0.05 V

External VREF_SAR 1.25 AVDDx_18 V

Reference Noise CM=0.9V, C

ref

= 1μF 46 μV

RMS

Decoupling Capacitor 1 μF

(1) SAR input impedance is dependent on the sampling frequency (f designated in Hz), and the sampling capacitor is C

SAR_IN

= 25pF.

(2) When VBAT is not being sampled/converted. When VBAT is being sampled, effective input impedance to GND is 5.24kΩ.

(3) When utilizing External SAR reference, this external reference should be restricted V

EXT_SAR_REF

≤AVDD_18 and AVDD2_18.

(4) Noise from external reference voltage is excluded from this measurement.

Product Folder Links: TLV320AIC3263

TLV320AIC3263

SLAS923 –JUNE 2013

www.ti.com

Electrical Characteristics, ADC

= 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDDx = 1.8V; RECVDD_33 = 3.3V; SVDD, SPK_V,

MICBIAS_VDD = 3.6V; f

(Audio) = 48kHz; Audio Word Length = 20 bits; C

ext

= 1μF on VREF_SAR and VREF_AUDIO pins;

PLL disabled unless otherwise noted.

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

AUDIO ADC (CM = 0.9V)

(1) (2)

Input signal level (0dB) Single-ended, CM = 0.9V 0.5 V

RMS

1kHz sine wave input, Single-ended Configuration

IN2R to Right ADC and IN2L to Left ADC, R

= 20kΩ, f

= 48kHz,

Device Setup AOSR = 128, MCLK = 256*f

, PLL Disabled; AGC = OFF,

Channel Gain = 0dB, Processing Block = PRB_R1,

Power Tune = PTM_R4

Inputs ac-shorted to ground 85 94

IN1R, IN3R, IN4R each exclusively routed in separate tests to Right 94

Signal-to-noise ratio, A-

SNR dB

ADC and ac-shorted to ground

weighted

(1) (2)

IN1L, IN3L, IN4L each exclusively routed in separate tests to Left

ADC and ac-shorted to ground

Dynamic range A- –60dB full-scale, 1-kHz input signal 94 dB

weighted

(1) (2)

–3 dB full-scale, 1-kHz input signal –89 –75 dB

IN1R,IN3R, IN4R each exclusively routed in separate tests to Right –88

Total Harmonic

ADC

THD+N

Distortion plus Noise

IN1L, IN3L, IN4L each exclusively routed in separate tests to Left

ADC

–3dB full-scale, 1-kHz input signal

1kHz sine wave input at -3dBFS, Single-ended configuration 0.02 dB

= 20K f

= 48kHz, AOSR=128, MCLK = 256* f

, PLL Disabled

Gain Error

AGC = OFF, Channel Gain=0dB, Processing Block = PRB_R1,

Power Tune = PTM_R4, CM=0.9V

1kHz sine wave input at -3dBFS, Single-ended configuration 110 dB

Input Channel

IN1L routed to Left ADC, IN1R routed to Right ADC, R

= 20K

Separation

AGC = OFF, AOSR = 128, Channel Gain=0dB, CM=0.9V

1kHz sine wave input at –3dBFS on IN2L, IN2L internally not routed. 112 dB

Input Pin Crosstalk

IN1L routed to Left ADC, ac-coupled to ground

1kHz sine wave input at –3dBFS on IN2R, IN2R internally not

routed.

IN1R routed to Right ADC, ac-coupled to ground

Single-ended configuration R

= 20kΩ, AOSR=128 Channel

Gain=0dB, CM=0.9V

217Hz, 100mVpp signal on AVDD_18, AVDDx_18 59 dB

PSRR

Single-ended configuration, Rin=20kΩ, Channel Gain=0dB;

CM=0.9V

(1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a

20-Hz to 20-kHz bandwidth using an audio analyzer.

(2) All performance measurements done with pre-analyzer 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a

filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass

filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Product Folder Links: TLV320AIC3263

剩余63页未读，继续阅读

不觉明了

粉丝: 3429
资源: 5725

TI-TLV320AIC3263：超低功耗立体声音频编解码器

TI-TLV320AIC3100.pdf

TLV320AIC310XEVM 下载

lldp dot3-tlv power 802.3at

tlv320aic3106怎么使用

基于RK3588音频tlv320aic23设备树配置

TMS320F28335驱动TLV320AIC23

tlv320aic23 fpga

jsp所需要的jar包

泰凌微9517C芯片与PT2257一起工作的参考代码

轨到轨增益运放有哪些型号

tlv320aic23音频信号采集

帮我找一个 PHP EMV Library

tlv协议 c++实现

STC单片机上用TLV320ADC3101请写出i2c驱动

org.apache.taglibs.standard.tlv.jstlcoretlv

tlv3501高速比较器电路

用 java 解tlv 编码 解码 华为

INA181A2IDBVR工作原理

最新资源

用 java 解tlv 编码解码华为