VITA 42.3-XMC PCIe R2014：XMC标准协议层详解

需积分: 50 117 浏览量更新于2024-07-15 2 收藏 542KB PDF 举报

VITA42.3-XMC-PCIe-R2014.pdf是一份由美国电气和电子工程师协会（American National Standards Institute, ANSI）与VMEbus国际贸易协会（VMEbus International Trade Association）批准的官方标准文档，编号为ANSI/VITA42.3-2006(R2014)。这份标准专注于XMC（eXtensible Mezzanine Card）架构下的PCI Express (PCIe) 协议层实现。XMC是一种模块化扩展技术，旨在为工业和军事应用提供高性能、灵活的板卡解决方案。该标准的主要目标是为VITA42.0规定的XMC mezzanine插槽提供一套详细的规定，以便于在这些模块上实现兼容的PCIe接口。VITA42.0标准本身可能涵盖了物理尺寸、信号接口以及电气特性等方面的基础要求，而VITA42.3则在此基础上进一步明确了PCIe通信协议的实现规则。为了获得ANSI的认可，标准的制定者必须确保其满足了充分的程序、共识以及批准标准所需的所有其他条件。"Consensus"是指在ANSI标准审查委员会的判断下，标准得到了广泛且实质性的支持和认可。这意味着VITA42.3-2006(R2014)不仅包括了技术细节，还反映了行业内专家对如何在XMC平台集成PCIe的广泛共识。这份标准对于硬件开发商、系统集成商和设备制造商来说具有重要意义，因为它提供了关于如何设计、测试和互操作XMC PCIe模块的明确指导。用户可以根据该标准开发出高度兼容的XMC扩展卡，并确保它们能够无缝地与其他符合VITA42.3标准的系统组件连接和通信，从而提高系统的整体性能和可靠性。 VITA42.3-XMC-PCIe-R2014.pdf文档是针对XMC平台的PCIe协议实现标准，它定义了关键接口规范，确保了在VME环境中的高性能数据传输，对于遵循该标准的系统设计和验证过程至关重要。

ANSI/VITA 42.3

5.2 Connector Configurations ................................................................................. 27

5.2.1 Single Width XMC ................................................................................... 27

5.2.2 Double Width XMC .................................................................................. 28

5.3 Ancillary Signal Usage ..................................................................................... 29

6.0 Identification ......................................................................................................... 30

6.1 Labels ................................................................................................................ 30

6.2 Compatibility Identification Block ................................................................... 30

6.3 Compatibility Identification Block Parameters ................................................ 30

6.3.1 XMC Form Factor ..................................................................................... 30

6.3.2 Connector Identifiers ................................................................................ 30

6.3.3 Protocol Identifiers .................................................................................... 31

6.3.4 Signal Voltage Parameter ......................................................................... 31

6.3.5 Keyword 1 ................................................................................................. 31

6.3.6 Keyword 2 ................................................................................................. 31

6.3.7 Keyword 3 ................................................................................................. 32

6.3.8 I/O Connector Keywords .......................................................................... 32

6.4 Example Compatibility Identification Blocks .................................................. 32

6.4.1 Single Width Short, Single 1 – 8 Lane Link ............................................. 32

6.4.2 Single Width Short, Dual 1 – 8 Lane Link ............................................... 32

6.4.3 Single Width Short, Single 16 Lane Link ................................................. 33

6.4.4 Double Width Short, Single 1 – 8 Lane Link ........................................... 33

6.4.5 Double Width Short, Dual 1 – 8 Lane Link .............................................. 33

6.4.6 Double Width Short, Single 16 Lane Link ............................................... 34

6.4.7 Double Width Short, Dual 16 Lane Link .................................................. 34

6.4.8 Double Width Short, Single 32 Lane Link ............................................... 34

List Of Tables

Table 4-1 - Link Definition ............................................................................................. 12

Table 4-2 - XMC.3 P15 Connector Pin definition ......................................................... 13

Table 4-3 - XMC.3 P16 Connector Pin Definition ......................................................... 15

Table 4-4 - User I/O P16 Connector Pin definition ........................................................ 16

Table 4-5 - XMC.3 P25 Connector Pin Definition ......................................................... 18

Table 4-6 - XMC.3 P26 Connector Pin Definition ......................................................... 20

Table 4-7 - User I/O P26 Connector Pin Definition ....................................................... 21

Table 4-8 - FRU Field Definition ................................................................................... 23

Table 5-1 - Single Width XMC Differential Pair utilisation .......................................... 25

Table 5-2 - Double Width XMC Differential Pair Utilisation ........................................ 26

Table 5-3 - Single Width XMC Connector Configurations ............................................ 27

Table 5-4 - Double Width XMC Connector Configurations .......................................... 28

Table 5-5 - Ancillary Signal Utilisation .......................................................................... 29

Table 6-1 - Generic Compatibility Identification Block – XMC.3 ................................. 30

剩余36页未读，继续阅读

weixin_48783600

粉丝: 0
资源: 7

VITA 42.3-XMC PCIe R2014：XMC标准协议层详解

postgresql-42.3.1中英对照API文档及资源包

PostgreSQL 42.3.3 中文API文档完整包下载

PostgreSQL 42.3.3中英文对照API文档与开发工具资料

activeobjects-test-0.9-m42.3-sources.jar

activeobjects-integration-test-model-0.9-m42.3-sources.jar

postgresql-42.3.1-API文档-中文版.zip

postgresql-42.3.3-API文档-中文版.zip

postgresql-42.3.1-API文档-中英对照版.zip

postgresql-42.3.3-API文档-中英对照版.zip

ANSI_VITA_42_3-2006_XMC_PCIe

最新资源