4. Wireless LAN medium access control (MAC) and physical layer (PHY) specifications, amend-
ment 3: Enhancements for very high throughput in the 60 GHz band, IEEE Std 802.11ad
TM
.
(2012). New York: IEEE.
5. Wireless medium access control (MAC) and physical layer (PHY) specifications for high rate
wireless area network, amendment 2, IEEE 802.15.3c
TM
. (2009). New York: IEEE.
6. Staszewski, R. B., Hung, C.-M., Maggio, K., Wallberg, J., Leipold, D., & Balsara, P. T. (2004).
All-digital phase-domain TX frequency synthesizer for bluetooth radios in 0.13μm CMOS.
IEEE ISSCC Digest of Technical Papers, pp. 272–273.
7. Wu, W., Bai, X., Staszewski, R. B., & Long, J. R. (2013). A 56.4-to-63.4GHz spurious-free
all-digital fractional-N PLL in 65nm CMOS. IEEE ISSCC Digest of Technical Papers,
pp. 352–353.
8. Rategh, H. R., Samavati, H., & Lee, T. H. (2000). A CMOS frequency synthesizer with an
injection-locked frequency divider for a 5-GHz wireless LAN receiver. IEEE Journal of Solid-
State Circuits, 35, 780–787.
9. Tiebout, M. (2004). A CMOS direct injection-locked oscillator topology as high-frequency
low-power frequency divider. IEEE Journal of Solid-State Circuits, 39, 1170–1174.
10. Kim, D., Kim, J., & Cho, C. (2008). A 94 GHz locking hysteresis-assisted and tunable CML
static divider in 65 nm SOI CMOS. IEEE ISSCC Digest of Technical Papers, pp. 460–461.
11. Ghilioni, A., Mazzanti, A., & Svelto, F. (2013). Analysis and design of mm-wave frequency
dividers based on dynamic latches with load modulation. IEEE Journal of Solid-State Circuits,
48, 1842–1850.
12. Borremans, J., Vengattaramane, K., Giannini, V., Debaillie, B., Thillo, W. V., & Craninckx,
J. (2010). A 86 MHz–12 GHz digital-intensive PLL for software-defined radios, using a
6 fJ/step TDC in 40 nm digital CMOS. IEEE Journal of Solid-State Circuits, 45, 2116–2129.
13. Yu, S.-A., Baeyens, Y., Weiner, J., Koc, U.-V., Rambaud, M., Liao, F.-R., et al. (2011). A
single-chip 125-MHz to 32-GHz signal source in 0.18-μ m SiGe BiCMOS. IEEE Journal of
Solid-State Circuits, 46, 598–614.
14. Cao, C., & O, K. K. (2006). Millimeter-wave voltage-controlled oscillators in 0.13-μm CMOS
technology. IEEE Journal of Solid-State Circuits, 41(6), 1297–1304.
15. Kim, D. D., Kim, J., Plouchart, J.-O., Cho, C., Li, W., Lim, D., et al. (2007). A 70GHz
manufacturable complementary LC-VCO with 6.14GHz tuning range in 65nm SOI CMOS .
IEEE ISSCC Digest of Technical Papers, pp. 540–541.
16. Li, L., Reynaert, P., & Steyaert, M. S. J. (2009). Design and analysis of a 90 nm mm-wave
oscillator using inductive-division LC tank. IEEE Journal of Solid-State Circuits, 44,
1950–1958.
17. Gu, Q., Xu, Z., Huang, D., LaRocca, T., Wang, N.-Y., Hant, W., et al. (2008). A low power
V-band CMOS frequency divider with wide locking range and accurate quadrature output
phases. IEEE Journal of Solid-State Circuits, 43, 991–998.
18. Rong, S., Ng, A. W. L., & Luong, H. C. (2009). 0.9 mW 7 GHz and 1.6 mW 60 GHz frequency
dividers with locking-range enhancement in 0.13 μm CMOS. IEEE ISSCC Digest of Technical
Papers, pp. 96–97.
References 5