STM32F103ZE高性能ARM Cortex-M3 MCU技术规格详解

5星 · 超过95%的资源需积分: 50 36 浏览量更新于2024-07-27 收藏 1.88MB PDF 举报

"STM32F103ZE是意法半导体（STMicroelectronics）推出的一款基于ARM Cortex-M3 内核的高性能、高密度32位微控制器，具有丰富的功能集，适用于需要USB、CAN通信以及多个定时器和ADC接口的嵌入式应用。这款芯片提供了256KB到512KB的闪存和最多64KB的SRAM，支持多种类型的外部存储器接口，并且具备低功耗模式和多种电源管理功能。" STM32F103ZE的主要特性包括： 1. **核心**：采用32位的ARM Cortex-M3 CPU，最高工作频率为72MHz，能够在0等待状态内存访问下实现1.25 DMIPS/MHz的性能。CPU还支持单周期乘法和硬件除法操作，提高了计算效率。 2. **内存**：芯片内置256KB到512KB的闪存，用于程序存储，以及最多64KB的SRAM，用于运行时的数据处理。STM32F103ZE的灵活静态存储器控制器支持4个Chip Select，可以连接CompactFlash、SRAM、PSRAM、NOR和NAND等不同类型的外部存储器。此外，还集成了一个用于LCD显示的并行接口，支持8080和6800模式。 3. **时钟、复位和电源管理**：该微控制器可在2.0V至3.6V的电压范围内工作，支持上电复位（POR）、掉电复位（PDR）和可编程电压检测器（PVD）。它有4到16MHz的晶体振荡器，内置8MHz的工厂校准RC振荡器，以及40kHz的校准内部RC振荡器，用于实时计时器（RTC）。 4. **低功耗**：STM32F103ZE设计有睡眠、停止和待机三种低功耗模式，VBAT供电支持RTC（实时时钟）和备份寄存器在电池供电下继续工作。 5. **模拟功能**：包含3个12位的ADC，转换速率可达1μs，最多可处理21个输入通道，测量范围0至3.6V。ADC具备三重采样保持功能，适合高速数据采集。 6. **通信接口**：该系列微控制器集成了11种通信接口，如USB、CAN，这对于物联网设备和工业控制系统的通信需求至关重要。 STM32F103ZE的这些特性使其成为需要高效能、大容量存储、多通信接口以及低功耗的嵌入式应用的理想选择，如智能家居、工业自动化、医疗设备和汽车电子系统等领域。开发人员可以利用这些特性设计出满足各种复杂需求的解决方案。

Description STM32F103xC, STM32F103xD, STM32F103xE

16/130 Doc ID 14611 Rev 8

2.3.6 LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It

supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to

specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-

effective graphic applications using LCD modules with embedded controllers or high-

performance solutions using external controllers with dedicated acceleration.

2.3.7 Nested vectored interrupt controller (NVIC)

The STM32F103xC, STM32F103xD and STM32F103xE performance line embeds a nested

vectored interrupt controller able to handle up to 60 maskable interrupt channels (not

including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

● Closely coupled NVIC gives low latency interrupt processing

● Interrupt entry vector table address passed directly to the core

● Closely coupled NVIC core interface

● Allows early processing of interrupts

● Processing of late arriving higher priority interrupts

● Support for tail-chaining

● Processor state automatically saved

● Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

2.3.8 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate

interrupt/event requests. Each line can be independently configured to select the trigger

event (rising edge, falling edge, both) and can be masked independently. A pending register

maintains the status of the interrupt requests. The EXTI can detect an external line with a

pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected

to the 16 external interrupt lines.

2.3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is

selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in

which case it is monitored for failure. If failure is detected, the system automatically switches

back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full

interrupt management of the PLL clock entry is available when necessary (for example with

failure of an indirectly used external oscillator).

Several prescalers allow the configuration of the AHB frequency, the high speed APB

(APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and

the high speed APB domains is 72 MHz. The maximum allowed frequency of the low speed

APB domain is 36 MHz. See Figure 2 for details on the clock tree.

STM32F103xC, STM32F103xD, STM32F103xE Description

Doc ID 14611 Rev 8 17/130

2.3.10 Boot modes

At startup, boot pins are used to select one of three boot options:

● Boot from user Flash: you have an option to boot from any of two memory banks. By

default, boot from Flash memory bank 1 is selected. You can choose to boot from Flash

memory bank 2 by setting a bit in the option bytes.

● Boot from system memory

● Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by

using USART1.

2.3.11 Power supply schemes

● V

= 2.0 to 3.6 V: external power supply for I/Os and the internal regulator.

Provided externally through V

pins.

● V

SSA

, V

DDA

= 2.0 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks,

RCs and PLL (minimum voltage to be applied to VDDA is 2.4 V when the ADC or DAC

is used). V

DDA

and V

SSA

must be connected to V

and V

, respectively.

● V

BAT

= 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup

registers (through power switch) when V

is not present.

For more details on how to connect power pins, refer to Figure 12: Power supply scheme.

2.3.12 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is

always active, and ensures proper operation starting from/down to 2 V. The device remains

in reset mode when V

is below a specified threshold, V

POR/PDR

, without the need for an

external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the

DDA

power supply and compares it to the V

PVD

threshold. An interrupt can be

generated when V

DDA

drops below the V

PVD

threshold and/or when V

DDA

is higher

than the V

PVD

threshold. The interrupt service routine can then generate a warning

message and/or put the MCU into a safe state. The PVD is enabled by software. Refer to

Table 12: Embedded reset and power control block characteristics for the values of

POR/PDR

and V

PVD

2.3.13 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

● MR is used in the nominal regulation mode (Run)

● LPR is used in the Stop modes.

● Power down is used in Standby mode: the regulator output is in high impedance: the

kernel circuitry is powered down, inducing zero consumption (but the contents of the

registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode.

Description STM32F103xC, STM32F103xD, STM32F103xE

18/130 Doc ID 14611 Rev 8

2.3.14 Low-power modes

The STM32F103xC, STM32F103xD and STM32F103xE performance line supports three

low-power modes to achieve the best compromise between low power consumption, short

startup time and available wakeup sources:

● Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can

wake up the CPU when an interrupt/event occurs.

● Stop mode

Stop mode achieves the lowest power consumption while retaining the content of

SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC

and the HSE crystal oscillators are disabled. The voltage regulator can also be put

either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line

source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB

wakeup.

● Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal

voltage regulator is switched off so that the entire 1.8 V domain is powered off. The

PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering

Standby mode, SRAM and register contents are lost except for registers in the Backup

domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a

rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop

or Standby mode.

2.3.15 DMA

The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for

DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-

peripheral transfers. The two DMA controllers support circular buffer management,

removing the need for user code intervention when the controller reaches the end of the

buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software

trigger on each channel. Configuration is made by software and transfer sizes between

source and destination are independent.

The DMA can be used with the main peripherals: SPI, I

C, USART, general-purpose, basic

and advanced-control timers TIMx, DAC, I

S, SDIO and ADC.

2.3.16 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on

supply when present or through the V

BAT

pin. The backup registers are forty-two 16-bit

registers used to store 84 bytes of user application data when V

power is not present.

They are not reset by a system or power reset, and they are not reset when the device

wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with

suitable software to provide a clock calendar function, and provides an alarm interrupt and a

STM32F103xC, STM32F103xD, STM32F103xE Description

Doc ID 14611 Rev 8 19/130

periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the

internal low power RC oscillator or the high-speed external clock divided by 128. The

internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using

an external 512 Hz output to compensate for any natural quartz deviation. The RTC features

a 32-bit programmable counter for long term measurement using the Compare register to

generate an alarm. A 20-bit prescaler is used for the time base clock and is by default

configured to generate a time base of 1 second from a clock at 32.768 kHz.

2.3.17 Timers and watchdogs

The high-density STM32F103xx performance line devices include up to two advanced-

control timers, up to four general-purpose timers, two basic timers, two watchdog timers and

a SysTick timer.

Tabl e 4 compares the features of the advanced-control, general-purpose and basic timers.

Advanced-control timers (TIM1 and TIM8)

The two advanced-control timers (TIM1 and TIM8) can each be seen as a three-phase

PWM multiplexed on 6 channels. They have complementary PWM outputs with

programmable inserted dead-times. They can also be seen as a complete general-purpose

timer. The 4 independent channels can be used for:

● Input capture

● Output compare

● PWM generation (edge or center-aligned modes)

● One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If

configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs

disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the

same architecture. The advanced-control timer can therefore work together with the TIM

timers via the Timer Link feature for synchronization or event chaining.

Table 4. High-density timer feature comparison

Timer

Counter

resolution

Counter

type

Prescaler

factor

DMA request

generation

Capture/compare

channels

Complementary

outputs

TIM1,

TIM8

16-bit

Up,

down,

up/down

Any integer

between 1

and 65536

Ye s 4 Ye s

TIM2,

TIM3,

TIM4,

TIM5

16-bit

Up,

down,

up/down

Any integer

between 1

and 65536

Ye s 4 N o

TIM6,

TIM7

16-bit Up

Any integer

between 1

and 65536

Ye s 0 N o

Description STM32F103xC, STM32F103xD, STM32F103xE

20/130 Doc ID 14611 Rev 8

General-purpose timers (TIMx)

There are up to 4 synchronizable general-purpose timers (TIM2, TIM3, TIM4 and TIM5)

embedded in the STM32F103xC, STM32F103xD and STM32F103xE performance line

devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler

and feature 4 independent channels each for input capture/output compare, PWM or one-

pulse mode output. This gives up to 16 input captures / output compares / PWMs on the

largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer

Link feature for synchronization or event chaining. Their counter can be frozen in debug

mode. Any of the general-purpose timers can be used to generate PWM outputs. They all

have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the

digital outputs from 1 to 3 hall-effect sensors.

Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a

generic 16-bit time base.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is

clocked from an independent 40 kHz internal RC and as it operates independently from the

main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog

to reset the device when a problem occurs, or as a free running timer for application timeout

management. It is hardware or software configurable through the option bytes. The counter

can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It

can be used as a watchdog to reset the device when a problem occurs. It is clocked from the

main clock. It has an early warning interrupt capability and the counter can be frozen in

debug mode.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard

down counter. It features:

● A 24-bit down counter

● Autoreload capability

● Maskable system interrupt generation when the counter reaches 0.

● Programmable clock source

2.3.18 I²C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support

standard and fast modes.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A

hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

剩余129页未读，继续阅读

spp1462

粉丝: 9
资源: 3

STM32F103ZE高性能ARM Cortex-M3 MCU技术规格详解

STM32F103ZE基础编程入门与例程分享

STM32F103ZE ADC编程详细教程

STM32F103ZE应用手册：全面详解与最新修订

STM32F103ZE数据手册.rar

STM32F103x8 STM32F103xB 数据手册中英文版

STM32F103ZE-EK.rar_EK-STM3210E_STM32F103ZE-EK_STM32F103ZE例程_stm3

STM32F103ZE中文数据手册

STM32F103ZE核心板--STM32F103ZE1707

LCD.rar_stm32f103ze_stm32f103ze LCD

USART.rar_STM32F103ZE USART_stm32f103ze

最新资源