Serial ATA Revision 2.6 规范详解

需积分: 5 124 浏览量更新于2024-11-20 收藏 7.37MB PDF 举报

"Serial ATA Specification 2.6 是一份关于高速串行数据连接接口的重要文档，由Serial ATA International Organization（SATA-IO）发布，适用于硬盘驱动器和其他存储设备的连接。该规范是学习和理解SATA协议的关键资料，涵盖了2007年2月15日修订的2.6版本。此规格书旨在促进标准化，但不提供任何明示或暗示的保证，包括但不限于适销性、非侵权或针对特定用途的适用性。作者对因使用或实施本规范中的信息可能引发的任何侵犯知识产权的责任不承担责任，并且不保证此类使用不会侵犯任何权利。" 详细说明： Serial ATA（SATA）是一种高速接口标准，用于在计算机系统和存储设备之间传输数据。SATA Specification 2.6 是这个接口规范的最新版，它定义了SATA接口的技术参数、信号传输方式、电气特性、机械结构以及连接器标准等。以下是SATA 2.6版本中的一些关键知识点： 1. **速度与带宽**：SATA 2.6规范支持3.0 Gbps和6.0 Gbps的数据传输速率，分别被称为SATA 3Gbps和SATA 6Gbps。更高的速度意味着更快的数据读写速度，从而提高了系统性能。 2. **协议层**：SATA协议分为物理层（PHY）、链路层（Link Layer）和传输层（Transport Layer）。其中，物理层处理信号传输，链路层负责错误检测和纠正，而传输层则处理逻辑连接和数据包传输。 3. **端口多路复用**（Port Multiplier）：SATA 2.6支持端口多路复用功能，允许一个主机端口连接到多个设备，提高了系统扩展性和连接密度。 4. **热插拔**：SATA 2.6规范中包含了热插拔支持，允许用户在不关闭系统的情况下插入或移除SATA设备，增加了系统的易用性和可靠性。 5. **电源管理**：规范详细规定了各种电源状态和转换，如待机、休眠和断电模式，以优化能源效率。 6. **命令队列**（Command Queuing, NCQ）：NCQ是一种优化I/O性能的技术，允许硬盘内部重新排序读写命令，减少延迟并提高数据吞吐量。 7. **错误恢复控制**：SATA 2.6引入了增强的错误恢复策略，可以更有效地处理链路错误，提高数据完整性。 8. **连接器和电缆**：SATA 2.6规范定义了标准的7针和15针连接器，以及相应的电缆规格，确保了兼容性和可靠性。 9. **兼容性**：尽管是2.6版本，SATA 2.6仍然保持向下兼容，能够与早期的SATA设备正常工作。 10. **安全**：规范中可能涉及数据安全的方面，如防止未经授权的访问和保护用户数据。 SATA Specification 2.6 是了解和设计SATA接口系统的基石，其详细的规定确保了不同制造商的产品能够在统一的标准下协同工作，为存储设备的高性能、高可靠性和易用性提供了基础。

Figure 217 – Device Activity LEDs with Separate Wires............................................................. 493

Figure 218 – Device Activity LEDs with Ribbon Cable................................................................ 494

Figure 219 – Device Activity LEDs in a Storage Subsystem....................................................... 495

Figure 220 – Software reset to control port result values............................................................ 496

Figure 221 – Port Multiplier Signature ......................................................................................... 498

Figure 222 – SActive register definition....................................................................................... 504

Figure 223 – SNotification register definition............................................................................... 505

Figure 224 – Error handling architecture..................................................................................... 507

Figure 225 – Port Multiplier Overview ......................................................................................... 517

Figure 226 – Port Selector Overview........................................................................................... 547

Figure 227 – Example Failover Application with Two Hosts ....................................................... 548

Figure 228 – Port selection signal based on assertion of COMRESET to assertion of following

COMRESET ........................................................................................................................ 550

Figure 229 – Complete port selection signal consisting of two sequences with requisite inter-reset

spacings............................................................................................................................... 551

Figure 230 – Control State Machine............................................................................................ 553

Figure 231 – Phy Block Diagram................................................................................................. 554

Figure 232 – Concept summary interconnect structure .............................................................. 584

Figure 233 – An example of signal connections with one I/O Controller..................................... 585

Figure 234 – Example of signal connections with two I/O Modules ............................................ 587

Figure 235 – High Speed Channels – Configuration 0................................................................ 588

Figure 236 – High-Speed Channels – Configuration 1 ............................................................... 588

Figure 237 – Low Speed Channels ............................................................................................. 589

Figure 238 – Interconnect Channels ........................................................................................... 589

Figure 239 – I/O Controller Module Connector Rendering.......................................................... 590

Figure 240 – Connector Pin Layout and Pin Lengths.................................................................. 591

Figure 241 – I/O Controller Module Connector Receptacle Engineering Drawing...................... 592

Figure 242 – Side View of Connector.......................................................................................... 592

Figure 243 – I/O Controller Module Connector Locations on 1xWide I/O module ...................... 594

Figure 244 – I/O Controller Module Connector Locations on 2xWide I/O Module ...................... 595

Serial ATA Revision 2.6 xix

TABLE OF TABLES

Table 1 – State Table Cell Description .......................................................................................... 41

Table 2 – Usage Model Descriptions............................................................................................. 46

Table 3 – Signal and Power SATA Plug and Nominal Mate Sequence ........................................ 76

Table 4 – Allowed values for dimension A and B for device-to-backplane mating ....................... 85

Table 5 – Housing and contact electrical parameters, test procedures, and requirements .......... 89

Table 6 – Mechanical test procedures and requirements ............................................................. 90

Table 7 – Environmental parameters, test procedures, and requirements ................................... 91

Table 8 – Additional requirement................................................................................................... 91

Table 9 – Connector test sequences............................................................................................. 92

Table 10 – Signal and Power Internal Micro SATA Plug and Nominal Mate Sequence ............. 113

Table 11 – Unique Connector Mechanical Testing Procedures and Requirements ................... 114

Table 12 – Slimline Connector Location References .................................................................. 116

Table 13 – Slimline Device plug connector pin definition ............................................................ 121

Table 14 – Slimline Connector Mechanical Test Procedures And Requirements ...................... 128

Table 15 – Multilane Pin Assignments ........................................................................................ 142

Table 16 – Internal Cable / Connector Measurement Parameter and Requirements................. 146

Table 17 – External Single Lane Cable / Connector Measurement Parameter and Requirements

............................................................................................................................................. 146

Table 18 – Limited External Multilane Cable / Connector Measurement Parameter and

Requirements ...................................................................................................................... 147

Table 19 – Extended External Multilane Cable / Connector Measurement Parameter and

Requirements ...................................................................................................................... 147

Table 20 – Common Interconnect Measurement Procedure Methodologies.............................. 150

Table 21 – Interconnect Test Methodologies / Procedures......................................................... 151

Table 22 – Power segment pin P11 activity signal electrical parameters ................................... 157

Table 23 – Host activity signal electrical parameters .................................................................. 157

Table 24 – Activity signal functional states.................................................................................. 158

Table 25 – Host staggered spin-up control electrical requirements ............................................ 159

Table 26 – Comparator voltages for alternate example presence detection circuit .................... 162

Table 27 – General Specifications............................................................................................... 173

Table 28 – Transmitter Specifications ......................................................................................... 174

Table 29 – Transmitted Signal Requirements ............................................................................. 175

Table 30 – Receiver Specifications ............................................................................................. 177

Table 31 – Lab-Sourced Signal (for Receiver Tolerance Testing) .............................................. 178

Table 32 – OOB Specifications ................................................................................................... 180

Table 33 – Low Transition Density Pattern (LTDP) Starting with RD- ........................................ 199

Table 34 – Low Transition Density Pattern (LTDP) starting with RD+ ........................................ 200

Table 35 – High Transition Density Pattern (HTDP) Starting with RD– ...................................... 201

Table 36 – High Transition Density Pattern (HTDP) Starting with RD+ ...................................... 201

Table 37 – Low Frequency Spectral Content Pattern (LFSCP) Starting with RD– ..................... 202

Table 38 – Low Frequency Spectral Content Pattern (LFSCP) Starting with RD+..................... 203

Table 39 – Simultaneous Switching Outputs Pattern (SSOP) Starting with RD– ....................... 204

Table 40 – Simultaneous Switching Outputs Pattern (SSOP) Starting with RD+ ....................... 204

Table 41 – Lone-Bit Pattern (LBP) Starting with RD– ................................................................. 205

Table 42 – Lone-Bit Pattern (LBP) Starting with RD+ ................................................................. 205

Table 43 – Composite-Bit Pattern (COMP) Starting with RD–.................................................... 206

Table 44 – Composite-Bit Pattern (COMP) Starting with RD+.................................................... 208

Table 45 – Frame Error Rate Confidence Levels Versus Sample Size ...................................... 225

Table 46 – Bit Error Rate Confidence Levels Versus Sample Size ............................................ 226

Table 47 – OOB Signal Times..................................................................................................... 263

Table 48 – Interface Power States .............................................................................................. 273

Table 49 – State Diagram Host Phy Initialization State Machine................................................ 275

Table 50 – State Diagram Device Phy Initialization State Machine ............................................ 279

Table 51 – Bit Designations......................................................................................................... 290

Table 52 – Conversion Examples................................................................................................ 291

Table 53 – 5B/6B Coding ............................................................................................................ 293

Table 54 – 3B/4B Coding ............................................................................................................ 293

Table 55 – Encoding Examples................................................................................................... 294

Table 56 – Valid Data Characters ............................................................................................... 295

Table 57 – Valid Control Characters ........................................................................................... 299

Table 58 – Single Bit Error with Two Character Delay ................................................................ 301

Table 59 – Single Bit Error with One Character Delay ................................................................ 301

Table 60 – Description of Primitives ............................................................................................ 303

Table 61 – Primitive Encoding..................................................................................................... 304

Table 62 – CONT

Usage Example ............................................................................................ 306

Table 63 – Example of Components of a Round Trip Delay....................................................... 309

Table 64 – SRST Write from Host to Device Transmission Breaking Through a Device to Host

Data FIS............................................................................................................................... 310

Table 65 – Command Shadow Register Block Register Transmission Example ....................... 310

Table 66 – Data from Host to Device Transmission Example..................................................... 311

Table 67 – State Diagram Link Idle ............................................................................................. 314

Table 68 – State Diagram Link Transmit..................................................................................... 317

Table 69 – State Diagram Link Receive ...................................................................................... 324

Table 70 – State Diagram Link Power Mode............................................................................... 330

Table 71 – Simplified Shadow Register Block register numbering ............................................. 336

Table 72 – BIST Activate FIS Modes and Bit Settings ................................................................ 347

Table 73 – IDENTIFY DEVICE information ................................................................................. 433

Table 74 – IDENTIFY PACKET DEVICE information ................................................................. 439

Table 75 – SCR definition............................................................................................................ 500

Table 76 – SCR Definition ........................................................................................................... 500

Table 77 – State Diagram Collisions ........................................................................................... 521

Table 78 – State Diagram Hot Plug State Machine for Host Port ............................................... 523

Table 79 – State Diagram Hot Plug State Machine for Device Port............................................ 525

Table 80 – Register Values for an Unsupported Command ....................................................... 528

Table 81 – Static Information Registers ...................................................................................... 530

Table 82 – Status Information and Control Registers ................................................................. 532

Table 83 – Features Supported Registers .................................................................................. 536

Table 84 – Features Enabled Registers ...................................................................................... 537

Table 85 – Vendor Unique Registers .......................................................................................... 538

Table 86 – Phy Event Counter Registers .................................................................................... 539

Table 87 – Reserved Registers ................................................................................................... 539

Table 88 – PSCR Definition......................................................................................................... 540

Table 89 – READ PORT MULTIPLIER Command Definition ..................................................... 540

Table 90 – READ PORT MULTIPLIER Success Status Result Values ...................................... 541

Table 91 – READ PORT MULTIPLIER Error Status Result Values............................................ 542

Table 92 – WRITE PORT MULTIPLIER Command Definition .................................................... 542

Table 93 – WRITE PORT MULTIPLIER Success Status Result Values .................................... 543

Table 94 – WRITE PORT MULTIPLIER Error Status Result Values .......................................... 544

Table 95 – Port selection signal inter-reset timing requirements ................................................ 550

Table 96 – CRC and scrambler calculation example - PIO Write Command ............................. 570

Table 97 – J1, J2, J3 Pin Assignments ....................................................................................... 596

Table 98 – J4, J5, J6 Pin Assignments ....................................................................................... 596

剩余599页未读，继续阅读

wjydlut

粉丝: 0
资源: 10

Serial ATA Revision 2.6 规范详解

Serial ATA Specification Rev. 2.6

SATA 2.6 specification

SATA 2.6 Spec

SATA传输标准的版本和速率

sata spec 3.4下载

sata4.0传输速度多少

compactflash cfast specification 2.0 pdf

g1.sniper b6支持nvme使用的g1.sniper.b6 最新版本f4

SATA MA与satai有什么联系

serialata_revision_3_2_gold(with links)

最新资源