STM32H743xI微控制器芯片手册：功能和规格概述

需积分: 10 95 浏览量更新于2024-07-16 收藏 3.06MB PDF 举报

"stm32h7芯片手册详解" stm32h7芯片是一款基于ARM Cortex-M7内核的微控制器单元（MCU），其具有强大的处理能力和丰富的外设资源。本文将对stm32h7芯片的手册进行详细的解读，涵盖其核心架构、存储器、安全机制、输入/输出端口和电源管理等方面。 **核心架构** stm32h7芯片基于ARM Cortex-M7内核，具有双精度浮点运算单元（FPU）和一级缓存（L1 cache），其中包括16KB的数据缓存和16KB的指令缓存。该芯片的主频率可达400MHz，具有856DMIPS的处理能力和2.14DMIPS/MHz的性能。 **存储器** stm32h7芯片具有丰富的存储器资源，包括： * 高达2MB的Flash存储器，支持读写操作 * 1MB的RAM，包括： + 192KB的TCM RAM（包括64KB的ITCM RAM和128KB的DTCM RAM），用于时间关键型应用 + 864KB的用户SRAM + 4KB的SRAM在备份域中 * 双模式四路SPI存储器接口，最高频率达133MHz * 灵活的外部存储器控制器，支持SRAM、PSRAM、SDRAM/LPSDR SDRAM和NOR/NAND Flash存储器，最高频率达133MHz **安全机制** stm32h7芯片具有强大的安全机制，包括： * ROP、PC-ROP和激活防tamper检测 * CRC计算单元，用于数据完整性检查 **输入/输出端口** stm32h7芯片具有丰富的输入/输出端口资源，包括： * 高达168个I/O端口，具有中断能力 **电源管理** stm32h7芯片具有三个独立的电源域，可以独立地控制和管理电源，包括： * 三个独立的电源域，可以独立地控制和管理电源 * 支持多种电源模式，包括正常模式、低功耗模式和休眠模式 stm32h7芯片是一款功能强大、资源丰富的微控制器单元，具有广泛的应用前景，包括工业控制、消费电子、医疗电子等领域。

Description STM32H743xI

16/231 DS12110 Rev 5

Operating temperatures

Ambient temperatures: –40 up to +85 °C

(4)

Junction temperature: –40 to + 125 °C

Package

LQFP100

TFBGA100

(5)

LQFP144

UFBGA

169

(5)

LQFP176

UFBGA

176+25

LQFP208

TFBGA

240+25

1. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio

mode.

2. Since the LQFP100 package does not feature the PDR_ON pin (tied internally to V

), the minimum V

value for this

package is 1.71 V.

3. V

DDA

can drop down to 1.62 V by using an external power supervisor (see Section 3.5.2: Power supply supervisor)

and connecting PDR_ON pin to V

. Otherwise the supply voltage must stay above 1.71 V with the embedded power

voltage detector enabled.

4. The product junction temperature must be kept within the –40 to +125 °C temperature range.

5. This package is under development. Please contact STMicroelectronics for details.

Table 2. STM32H743xI features and peripheral counts (continued)

Peripherals

STM32H

743VI

STM32H

743ZI

STM32H

743AI

STM32H

743II

STM32H

743BI

STM32H

743XI

DS12110 Rev 5 17/231

STM32H743xI Description

Figure 1. STM32H743xI block diagram

06Y9

77)'&$1

)'&$1

,&60%86

,&60%86

,&60%86

$;,$+%0+]

FRPSOFKDQ7,0B&+>@1

FKDQ7,0B&+>@(75%.,1DV$)

$3% 0+]

7;5;

6&/6'$60%$/DV$)

$3%0+]PD[

0'0$

3.>@

FRPSOFKDQ7,0B&+>@1

FKDQ7,0B&+>@(75

%.,1DV$)

5;7;6&.

&76576DV$)

6&/6'$60%$/DV$)

026,0,626&.166

6'26',&.:60&.DV$)

7;5;

5;7;DV$)

5;7;6&.

&76576DV$)

5;7;6&.&76

576DV$)

FKDQQHODV$)

VPFDUG

LU'$

FKDQQHODV$)

FKDQQHOVDV$)

FKDQQHOV

FKDQQHOV(75DV$)

5;7;DV$)

),)2

/&'7)7

),)2

&+520$57

'0$'

6'6&.)60&/.'&.>@DV

),)2

/&'B5>@/&'B*>@

/&'B%>@/&'B+6<1&

/&'B96<1&/&'B'(/&'B&/.

&/.&6'>@

ELW$;,%860$75,;

+'0,B&(&DV$)

,1>@DV$)

0'&0',2

$;,0

$UP&38

&RUWH[0

0+]

$+%3

$+%6

75$&(&.

75$&('>@

-7567-7',

-7&.6:&/.

-7'26:'-7'2

-7$*6:

(70

,&DFKH

.%

'&DFKH

.%

,7&0

.%

'7&0

.%

6WUHDPV

),)2

6'00&

6'00&B'>@6'00&B'>@'LU

6'00&B'GLU6'00&B'GLU

&0'&0'GLU&.&NLQ

&.LRDV$)

),)2

'0$

),)2V

6WUHDP

'0$

),)2V

(7+(5

0$&

),)2

6'00&

),)2

27*B+6

),)2

27*B)6

),)2

65$0

.%

6WUHDP

)0&BVLJQDOV

'0$ '0$ '0$

3+< 3+<

0,,50,,

0',2

DV$)

'3'0673

1;78/3,&.

'>@',5

,'9%86

$+%0+]

$'&

'$&B287'$&B287DV$)

E

$;,$+%0+]

-3(*

::'*

$+%0+]

3$->@

+6<1&96<1&3,;&/.'>@

6$,

026,0,62

6&.166DV$)

026,0,626&.166DV$)

VPFDUG

LU'$

ELW$+%%860$75,;

$+%0+]

%'0$

'0$

0X[

8SWRDQDORJLQSXWV

FRPPRQWR$'&

+6(0

$+%0+]

$+%

$+%

9''$966$

15(6(7

:.83>@

#9''

5&&

5HVHW

FRQWURO

26&B,1

26&B287

9%$7 WR9

$:8

9''

%%JHQ32:(501*7

26&B,1

26&B287

57&B76

57&B7$03>@

57&B287

57&B5(),1

9''00& WR9

9''86% WR9

9'' WR9

966

9&$3

#9''

#9''

#96:

3:5&75/

$+%0+]

6833/<683(59,6,21

,QW

325

UHVHW

#9''

:'*B/6B'

/37,0B,1/37,0B,1

/37,0B287DV$)

23$03[B9,10

23$03[B9,13

23$03[B9287DV$)

+57,0B&+>$(@[

+57,0B)/7>@

+57,0B)/7>@BLQ6<6)/7

')6'0B&.287

')6'0B'$7$,1>@

')6'0B&.,1>@

FRPSOFKDQ7,0B&+>@1

FKDQ7,0B&+>@%.,1DV$)

FRPSOFKDQ7,0B&+1

FKDQ7,0B&+%.,1DV$)

FRPSOFKDQ7,0B&+1

FKDQ7,0B&+%.,1DV$)

6'00&B

'>@

&0'&.DV$)

8SWRDQDORJLQSXWV

FRPPRQWR$'&DQG

6'6&.)60&/.

'>@&.>@DV$)

6&/6'$60%$/DV$)

&203[B,13&203[B,10

&203[B287DV$)

/37,0B287DV$)

'7&0

.%

$+%$3%

4XDG63,

0%)/$6+

.%$;,

65$0

)0&

'HOD\EORFN

'&0,

$+%$3%

+57,0

')6'0

6'6&.)60&/.&.>@DV$)

),)2

6$,

6'6&.)60&/.'>@

&.>@DV$)

),)2

6$,

63,

7,0

7,0

7,0

63,

026,0,626&.166

6'26',&.:60&.DV$)

63,,6

86$57

5;7;6&.

&76576DV$)

LU'$

86$57

7,03:0

E

7,03:0

E

$3%0+]PD[

$'&

*3,23257$-

*3,23257.

6$,

&203

/37,0

/37,0B287DV$)

/37,0

/37,0B287DV$)

/37,0

,&

026,0,626&.166

6'26',&.:60&.DV$)

63,,6

5;7;&.&76576DV$)

/38$57

/37,0

95()

6<6&)*

(;7,:.83

&5&

'$3

51*

'0$

0X[

7R$3%

SHULSKHUDOV

65$0

.%

65$0

.%

$'&

$+%$3%

7,0

E

7,0

E

6:30,

7,0

E

7,0

E

7,0

E

7,0

E

7,0

E

7,0

E

7,0

E

86$57

VPFDUG

LU'$

86$57

8$57

8$57

8$57

5;7;DV$)

8$57

63,,6

026,0,626&.166

6'26',&.:60&.DV$)

63,,6

'LJLWDOILOWHU

0',2V

),)2

.%65$0

5$0

,)

86%&5

63',)5;

+'0,&(&

'$&

/37,0

23$03

$+%$3%

;7$/N+]

57&

%DFNXSUHJLVWHUV

;7$/26&

0+]

+65&

/65&

3//3//3//

3253'5%25

39'

VPFDUG

9ROWDJH

UHJXODWRU

ϯϯƚŽϭϮs

/6,

+6,

&6,

+6,

/37,0B,1/37,0B,1DQG

/37,0B287

$+%0+]

'3'0,'

9%86

.%65$0

.%%.3

5$0

$+%

ELW$+%%860$75,;

$3%0+]PD[

,:'*

7HPSHUDWXUH

VHQVRU

Functional overview STM32H743xI

18/231 DS12110 Rev 5

3 Functional overview

3.1 Arm

Cortex

-M7 with FPU

The Arm

Cortex

-M7 with double-precision FPU processor is the latest generation of Arm

processors for embedded systems. It was developed to provide a low-cost platform that

meets the needs of MCU implementation, with a reduced pin count and optimized power

consumption, while delivering outstanding computational performance and low interrupt

latency.

The Cortex

-M7 processor is a highly efficient high-performance featuring:

 Six-st

age dual-issue pipeline

 Dynamic branch prediction

 Harvard architecture with L1 caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)

 64-bit AXI interface

 64-bit ITCM interface

 2x32-bit DTCM interfaces

The following memory interfaces are supported:

 Sep

arate Instruction and Data buses (Harvard Architecture) to optimize CPU latency

 Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM

accesses

 AXI Bus interface to optimize Burst transfers

 Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and

com

plex algorithm execution.

It also supports single and double precision FPU

(floating point unit) speeds up software

development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H743xI family.

Note: Cortex

-M7 with FPU core is binary compatible with the Cortex

-M4 core.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) manages the CPU access rights and the attributes of the

system resources. It has to be programmed and enabled before use. Its main purposes are

to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by

a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It

llows defining up to 16 protected regions that can in turn be divided into up to 8

independent subregions, where region address, size, and attributes can be configured. The

protection area ranges from 32 bytes to 4 Gbytes of addressable memory.

When an unauthorized access is performed, a memory management exception is

enerated.

Functional overview STM32H743xI

20/231 DS12110 Rev 5

Error code correction (ECC)

Over the product lifetime, and/or due to external events such as radiations, invalid bits in

memories may occur. They can be detected and corrected by ECC. This is an expected

behavior that has to be managed at final-application software level in order to ensure data

integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

 7 ECC bit

s are added per 32-bit word.

 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algor

ithm. It supports single-error correction

and double-error detection.

3.4 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option

bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF

which includes:

 All Flash ad

dress space

 All RAM address space: ITCM, DTCM RAMs and SRAMs

 The System memory bootloader

The boot loader is located in non-user System me

mory. It is used to reprogram the Flash

memory through a serial interface (USART, I2C, SPI, USB-DFU). Refer to STM32

microcontroller System memory Boot mode application note (AN2606) for details.

3.5 Power supply management

3.5.1 Power supply scheme

STM32H743xI power supply voltages are the following:

 V

= 1.62 to 3.6 V: external power supply for I/Os, provided externally through V

pins.

 V

DDLDO

= 1.62 to 3.6 V: supply voltage for the internal regulator supplying V

CORE

 V

DDA

= 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and

OPAMP.

 V

DD33USB and

DD50USB

can be supplied through the USB cable to generate the V

DD33USB

via the

USB internal regulator. This allows supporting a V

supply different from 3.3 V.

The USB regulator can be bypassed to supply directly V

DD33USB

if V

= 3.3 V.

 V

BAT

= 1.2 to 3.6 V: power supply for the V

domain when V

is not present.

 V

CAP

: V

CORE

supply voltage, which values depend on voltage scaling (0.7 V, 0.9 V,

1.0 V, 1.1 V or 1.2 V). They are configured through VOS bits in PWR_D3CR register.

剩余230页未读，继续阅读

日出东升我方觉醒

粉丝: 32

STM32H743xI微控制器芯片手册：功能和规格概述

Windows MongoDB安装包

DS1302.pdfDS1302.pdf

DS401.pdf

DS1302.pdf

ds3902.pdf

ds1621.pdf

DS12887.PDF

DS1666.pdf

3DS快捷键.pdf

CH559DS1.PDF

最新资源