9
DLP5531-Q1
www.ti.com
DLPS075G –APRIL 2016–REVISED MAY 2019
Product Folder Links: DLP5531-Q1
Submit Documentation FeedbackCopyright © 2016–2019, Texas Instruments Incorporated
(1) The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections
are also required.
(2) Recommended Operating Conditions are applicable after the DMD is installed in the final product.
(3) All voltage values are with respect to the ground pins (VSS).
(4) VOFFSET supply transients must fall within specified max voltages.
(5) To prevent excess current, the supply voltage delta |VDDI – VDD| must be less than the specified limit.
(6) To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than the specified limit.
(7) Refer to the SubLVDS timing requirements in Timing Requirements.
(8) Temperature Diode is to allow accurate measurement of the DMD array temperature during operation.
(9) DMD Active Array temperature can be calculated using the TMP411 and DLPC230-Q1 as shown in the Micromirror Array Temperature
Calculation section.
(10) The maximum operation conditions for operating temperature and UV illumination shall not be implemented simultaneously.
(11) Operating profile information for device micromirror landed duty-cycle and temperature may be provided if requested.
(12) The active area of the DLP5531-Q1 device is surrounded by an aperture on the inside of the DMD window surface that masks
structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light
illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the
DMD. The illumination optical system should be designed to minimize light flux incident outside the active array. Depending on the
particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause
system performance degradation.
(13) Applies to the two regions in Figure 1.
6.4 Recommended Operating Conditions
Over operating free-air temperature range (unless otherwise noted)
(1)(2)
MIN NOM MAX UNIT
SUPPLY VOLTAGE RANGE
(3)
VDD
Supply voltage for LVCMOS core logic
Supply voltage for LPSDR low-speed interface
1.7 1.8 1.95 V
VDDI Supply voltage for SubLVDS receivers 1.7 1.8 1.95 V
VOFFSET Supply voltage for HVCMOS and micromirror electrode
(4)
8.25 8.5 8.75 V
VBIAS Supply voltage for mirror electrode 15.5 16 16.5 V
VRESET Supply voltage for micromirror electrode –9.5 –10 –10.5 V
| VDDI–VDD | Supply voltage delta (absolute value)
(5)
0.3 V
| VBIAS–VOFFSET | Supply voltage delta (absolute value)
(6)
8.75 V
CLOCK FREQUENCY
ƒ
clock
Clock frequency for low speed interface LS_CLK 120 MHz
ƒ
clock
Clock frequency for high speed interface DCLK
(7)
600 MHz
Duty cycle distortion DCLK 44% 56%
SUBLVDS INTERFACE
(7)
| V
ID
|
SubLVDS input differential voltage (absolute value,
see Figure 6, Figure 7)
150 250 350 mV
V
CM
Common mode voltage (see Figure 6, Figure 7) 700 900 1100 mV
V
SUBLVDS
SubLVDS voltage (see Figure 6, Figure 7) 575 1225 mV
Z
LINE
Line differential impedance (PWB/trace) 90 100 110 Ω
Z
IN
Internal differential termination resistance (see Figure 8) 80 100 120 Ω
TEMPERATURE DIODE
I
TEMP_DIODE
Max current source into Temperature Diode
(8)
120 µA
ENVIRONMENTAL
T
ARRAY
Operating DMD array temperature
(9)(10)(11)
–40 105 °C
ILL
UV
Illumination, wavelength < 395 nm
(10)
2 mW/cm
2
ILL
OVERFILL
Illumination overfill maximum
heat load per side.
(12)(13)
T
ARRAY
<= 75°C 40 mW/mm
2
ILL
OVERFILL
Illumination overfill maximum
heat load per side.
(12)(13)
T
ARRAY
> 75°C 29 mW/mm
2