DS90C383B
SNLS177G –APRIL 2004–REVISED APRIL 2013
www.ti.com
Transmitter Switching Characteristics (continued)
Over recommended operating supply and temperature ranges unless otherwise specified
Symbol Parameter Min Typ Max Unit
TPPos0 Transmitter Output Pulse Position for Bit 0 (Figure 12)
(1)
f = 40 MHz -0.25 0 +0.25 ns
TPPos1 Transmitter Output Pulse Position for Bit 1 3.32 3.57 3.82 ns
TPPos2 Transmitter Output Pulse Position for Bit 2 6.89 7.14 7.39 ns
TPPos3 Transmitter Output Pulse Position for Bit 3 10.46 10.71 10.96 ns
TPPos4 Transmitter Output Pulse Position for Bit 4 14.04 14.29 14.54 ns
TPPos5 Transmitter Output Pulse Position for Bit 5 17.61 17.86 18.11 ns
TPPos6 Transmitter Output Pulse Position for Bit 6 21.18 21.43 21.68 ns
TPPos0 Transmitter Output Pulse Position for Bit 0 (Figure 12)
(1)
f = 25MHz -0.45 0 +0.45 ns
TPPos1 Transmitter Output Pulse Position for Bit 1 5.26 5.71 6.16 ns
TPPos2 Transmitter Output Pulse Position for Bit 2 10.98 11.43 11.88 ns
TPPos3 Transmitter Output Pulse Position for Bit 3 16.69 17.14 17.59 ns
TPPos4 Transmitter Output Pulse Position for Bit 4 22.41 22.86 23.31 ns
TPPos5 Transmitter Output Pulse Position for Bit 5 25.12 28.57 29.02 ns
TPPos6 Transmitter Output Pulse Position for Bit 6 33.84 34.29 34.74 ns
TSTC TxIN Setup to TxCLK IN (Figure 7) 2.5 ns
THTC TxIN Hold to TxCLK IN (Figure 7) 0.5 ns
TCCD TxCLK IN to TxCLK OUT Delay (Figure 8) 50% duty cycle input clock is assumed, 3.340 7.211 ns
T
A
= -10°C, and 65MHz for "Min", T
A
= 70°C,and 25MHz for "Max", V
CC
= 3.6V,
R_FB = V
CC
TxCLK IN to TxCLK OUT Delay (Figure 8) 50% duty cycle input clock is assumed, 3.011 6.062 ns
T
A
= -10°C, and 65MHz for "Min", T
A
= 70°C, and 25MHz for "Max", V
CC
= 3.6V,
R_FB = GND
SSCG f = 25MHz 100kHz ±
2.5%/-5%
Spread Spectrum Clock support; Modulation frequency with a f = 40MHz 100kHz ±
linear profile
(2)
. 2.5%/-5%
f = 65MHz 100kHz ±
2.5%/-5%
TPLLS Transmitter Phase Lock Loop Set (Figure 9) 10 ms
TPDD Transmitter Power Down Delay (Figure 11) 100 ns
(2) Care must be taken to ensure TSTC and THTC are met so input data are sampling correctly. This SSCG parameter only shows the
performance of tracking Spread Spectrum Clock applied to TxCLK IN pin, and reflects the result on TxCLKOUT+ and TxCLK- pins.
AC Timing Diagrams
A. The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
B. Figure 2 and Figure 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
Figure 2. “Worst Case” Test Pattern
4 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: DS90C383B
剩余17页未读，继续阅读
不觉明了
- 粉丝: 3275
- 资源: 5614
我的内容管理
收起
- 我的资源
快来上传第一个资源
我的收益 登录查看自己的收益
我的积分
登录查看自己的积分
我的C币
登录后查看C币余额
我的收藏 
我的下载 
下载帮助
会员权益专享
最新资源
- 电力电子系统建模与控制入门
- SQL数据库基础入门：发展历程与关键概念
- DC/DC变换器动态建模与控制方法解析
- 市***专有云IaaS服务：云主机与数据库解决方案
- 紫鸟数据魔方：跨境电商选品神器，助力爆款打造
- 电力电子技术：DC-DC变换器动态模型与控制
- 视觉与实用并重：跨境电商产品开发的六重价值策略
- VB.NET三层架构下的数据库应用程序开发
- 跨境电商产品开发：关键词策略与用户痛点挖掘
- VC-MFC数据库编程技巧与实现
- 亚马逊新品开发策略：选品与市场研究
- 数据库基础知识：从数据到Visual FoxPro应用
- 计算机专业实习经验与项目总结
- Sparkle家族轻量级加密与哈希：提升IoT设备数据安全性
- SQL数据库期末考试精选题与答案解析
- H3C规模数据融合：技术探讨与应用案例解析
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
