DS99R103, DS99R104
SNLS241D –MARCH 2007–REVISED APRIL 2013
www.ti.com
Serializer Switching Characteristics (continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
Parameter Test Conditions Min Typ Max Units
t
HZD
DOUT ± HIGH to TRI-STATE Delay R
L
= 100Ω, 15 ns
C
L
= 10 pF to GND
t
LZD
DOUT ± LOW to TRI-STATE Delay 15 ns
(Figure 6)
(2)
t
ZHD
DOUT ± TRI-STATE to HIGH Delay 200 ns
t
ZLD
DOUT ± TRI-STATE to LOW Delay 200 ns
t
PLD
Serializer PLL Lock Time R
L
= 100Ω, (Figure 7) 10 ms
t
SD
Serializer Delay R
L
= 100Ω, (Figure 8) 3.5T + 3.5T +
ns
VODSEL = L, TRFB = H 2.85 10
R
L
= 100Ω, (Figure 8) 3.5T + 3.5T +
ns
VODSEL = L, TRFB = L 2.85 10
TxOUT_E_O TxOUT_Eye_Opening (respect to 3–40 MHz UI
0.68
ideal) (Figure 9)
(3)(4) (5)
(2) When the Serializer output is at TRI-STATE, the Deserializer will lose PLL lock. Resynchronization MUST occur before data transfer.
(3) t
JIT
(@BER of 10e-9) specifies the allowable jitter on TCLK. t
JIT
not included in TxOUT_E_O parameter.
(4) TxOUT_E_O is affected by pre-emphasis value.
(5) UI – Unit Interval, equivalent to one ideal serialized data bit width. The UI scales with frequency.
Deserializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Parameter Test Conditions Pin/Freq. Min Typ Max Units
t
RCP
Receiver out Clock Period t
RCP
= t
TCP
(1)
RCLK 25 T 333 ns
t
RDC
RCLK Duty Cycle RCLK 45 50 55 %
t
CLH
LVCMOS Low-to-High Transition Time C
L
= 8 pF ROUT [23:0], 2.5 3.5 ns
(lumped load) LOCK, RCLK
t
CHL
LVCMOS High-to-Low Transition Time
2.5 3.5 ns
(Figure 11)
t
ROS
ROUT (7:0) Setup Data to RCLK (Figure 15) ROUT [7:0] (0.40)*
(29/56)*t
RCP
ns
(Group 1) t
RCP
t
ROH
ROUT (7:0) Hold Data to RCLK (0.40)*
(27/56)*t
RCP
ns
(Group 1) t
RCP
t
ROS
ROUT (15:8) Setup Data to RCLK (Figure 15) ROUT [15:8], (0.40)*
0.5*t
RCP
ns
(Group 2) LOCK t
RCP
t
ROH
ROUT (15:8) Hold Data to RCLK (0.40)*
0.5*t
RCP
ns
(Group 2) t
RCP
t
ROS
ROUT (23:16) Setup Data to RCLK (Figure 15) ROUT (0.40)*
(27/56)*t
RCP
ns
(Group 3) [23:16] t
RCP
t
ROH
ROUT (23:16) Hold Data to RCLK (0.40)*
(29/56)*t
RCP
ns
(Group 3) t
RCP
t
HZR
HIGH to TRI-STATE Delay (Figure 13) ROUT [23:0], 3 10 ns
RCLK, LOCK
t
LZR
LOW to TRI-STATE Delay 3 10 ns
t
ZHR
TRI-STATE to HIGH Delay 3 10 ns
t
ZLR
TRI-STATE to LOW Delay 3 10 ns
t
DD
Deserializer Delay (Figure 12) RCLK [4+(3/56)]T [4+(3/56)]T ns
+5.9 +18.5
t
DRDL
Deserializer PLL Lock Time from (Figure 14)
(2)(1)
3 MHz 5 50 ms
Powerdown
40 MHz 5 50 ms
RxIN_TOL_L Receiver INput TOLerance Left (Figure 16)
(3)(1)(4)
3 MHz–40
0.25 UI
MHz
RxIN_TOL_R Receiver INput TOLerance Right (Figure 16)
(3)(1)(4)
3 MHz–40
0.25 UI
MHz
(1) Specification is ensured by characterization and is not tested in production.
(2) The Deserializer PLL lock time (t
DRDL
) may vary depending on input data patterns and the number of transitions within the pattern.
(3) RxIN_TOL is a measure of how much phase noise (jitter) the deserializer can tolerate in the incoming data stream before bit errors
occur. It is a measurement in reference with the ideal bit position, please see TI’s AN-1217 (Literature Number SNLA053) for detail.
(4) UI – Unit Interval, equivalent to one ideal serialized data bit width. The UI scales with frequency.
6 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS99R103 DS99R104
剩余29页未读，继续阅读
不觉明了
- 粉丝: 3507
- 资源: 5759
我的内容管理
展开
最新资源
- zlib-1.2.12压缩包解析与技术要点
- 微信小程序滑动选项卡源码模版发布
- Unity虚拟人物唇同步插件Oculus Lipsync介绍
- Nginx 1.18.0版本WinSW自动安装与管理指南
- Java Swing和JDBC实现的ATM系统源码解析
- 掌握Spark Streaming与Maven集成的分布式大数据处理
- 深入学习推荐系统：教程、案例与项目实践
- Web开发者必备的取色工具软件介绍
- C语言实现李春葆数据结构实验程序
- 超市管理系统开发：asp+SQL Server 2005实战
- Redis伪集群搭建教程与实践
- 掌握网络活动细节：Wireshark v3.6.3网络嗅探工具详解
- 全面掌握美赛：建模、分析与编程实现教程
- Java图书馆系统完整项目源码及SQL文件解析
- PCtoLCD2002软件：高效图片和字符取模转换
- Java开发的体育赛事在线购票系统源码分析
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
