μsik：并行/分布式仿真的微内核实现

3星 · 超过75%的资源需积分: 9 182 浏览量更新于2024-09-16 收藏 434KB PDF 举报

"μsik是一个专为并行/分布式仿真设计的微内核，由Kalyan Perumalla在Georgia Institute of Technology的Center for Experimental Research in Computer Science (CERCS)发布的技术报告GIT-CERCS-TR-04-20中提出。该微内核旨在提供一个统一的架构，以便整合多种类型的仿真过程，并允许这些过程动态选择不同的同步机制。" 在μsik的设计中，重点在于实现一个高效且灵活的平台，它支持多种同步方法，包括传统的基于前瞻的保守执行和基于状态保存的乐观执行策略。此外，μsik还引入了基于逆向计算的乐观执行和基于聚合的事件处理等新颖机制。所有这些功能都封装在一个简洁的应用程序编程接口（API）中，使得开发者可以方便地利用这些机制。 μsik微内核的实现是用C++编写的，它是一个高效的并行/分布式实现，旨在优化性能和资源利用率。报告中不仅详细介绍了μsik的内部实现，还对其进行了初步的性能评估，以验证其在不同场景下的效能和可扩展性。 μsik的创新之处在于它的模块化和灵活性。通过微内核技术，它可以适应各种复杂的仿真环境，允许仿真进程根据需要动态切换同步策略。这为仿真研究和开发提供了新的可能性，特别是对于那些需要处理大量并发事件和复杂交互的模拟系统，如网络、操作系统或大规模的工程系统模拟。在并行和分布式仿真领域，μsik的出现可能标志着一个新的里程碑，因为它提供了一个标准化的框架，可以有效地管理和协调分布在不同计算节点上的仿真任务。这不仅可以提高仿真效率，还可以简化多进程间的通信和协作，降低开发者的编程复杂度。 μsik微内核是并行/分布式仿真的一个重要工具，它的设计思想和实现技术对于理解和改进仿真系统的性能具有重要的参考价值。通过其统一的API和对多种同步机制的支持，μsik为研究人员和工程师提供了一个强大的平台，以应对日益复杂的仿真挑战。

Page 3 of 14

the US Department of Defense provides services for

integrating a wide variety of simulator implementations,

including space and/or time parallel (conservative,

optimistic) discrete event simulations, and time-stepped

continuous simulations. However, the architecture has

been designed for interoperation of coarse integration

entities, such as distributed programs communicating

over the network. As such, it is not optimized for

integration of fine-grained entities, as in the hosting of

multiple event-oriented logical processes and/or threads

within a single UNIX process. In particular, primitives

to facilitate efficient process scheduling are not

addressed in the standard; such primitives turn out to be

the key to efficient execution of fine-grained

autonomous entities.

The work more closely related to our present subject

is by Jha and Bagrodia[13] in which a unified framework

is presented to permit optimistic and conservative

protocols to interoperate and alternate dynamically. (A

variation of Jha and Bagrodia’s protocols is later

discussed in [14], but in the context of VLSI

applications). High-level algorithms are presented in

[13] that elegantly state the problem along with their

solution approach. However, they do not address

implementation details or performance data. Their

treatment provides proof of correctness, but lacks an

implementation approach and a study of runtime

performance implications

†

. Our work differs in that we

are interested in defining the interface in a way that

guarantees efficient implementation, and we describe

details for a high-performance implementation of such a

unified interface. Some of our terms share their

definitions with analogous terms in their work, but our

interface uses fewer primitives and diverges in semantics

for others. For example, our interface does not require

the equivalent of their Earliest Output Time (EOT).

Similarly, in contrast to their need for lookahead, we do

not require that the application always specify a non-

zero lookahead.

A variety of parallel/distributed software systems are

available to support distributed conservative execution.

However, very few software systems exist that support

distributed optimistic simulation. Even fewer operational

systems (almost none that we are aware of) are available

for switching between conservative and optimistic

modes at either at compile time or runtime.

SPEEDES[15] is a commercial optimistic simulation

framework that is capable of distributed execution;

however, it has not been shown to be suitable for high-

performance execution of fine-grained applications. In

fact, some evidence exists that indicates that its runtime

and memory performance are not optimized for fine-

†

It is commonly acknowledged that, in high-performance

parallel/distributed execution, “the devil is in fact in the

details”.

grained distributed applications. GTW[7] and ROSS[16]

are representative of high-performance implementations

of optimistic simulators, but they are restricted to

parallel execution on symmetric shared memory

multiprocessor (SMP) platforms. This constraint limits

the user’s choice of hardware as well as scalability. An

exception is the WARPED simulator[17], a shared-

memory time warp system extended to execute on

distributed memory platforms, but it has been evaluated

on relatively small hardware configurations. We are

interested in scalable execution on large-scale computing

platforms, such as large clusters (hundreds) of quad-

processor SMP machines typically available in

supercomputing installations for academic research. The

cluster-of-SMPs platform is more appealing since it is

relatively less expensive as compared to a comparable

SMP system for large number of processors.

We note that, while the possibility of switching

between types of protocol is not new, our parsimonious

API and our high-performance implementation

approach are novel.

3. Micro-Kernel Concepts

In the micro-kernel view, simulation processes

‡

are

fully autonomous entities. Simulation processes

communicate by sending and receiving events to/from

other processes. They are free to determine for

themselves when and in what internal order they would

process their received events.

The micro-kernel does not process events in and by

itself – it only acts as a router of events. In particular, it

does not generate, consume or buffer any events. It

does not examine event contents, except for the event’s

header (source, destination and timestamp

). The micro-

kernel does not distinguish between regular events,

retraction events, anti-events or multicast events. It also

does not perform event buffer management (memory

reuse, fossil collection, etc.), in contrast to traditional

parallel/distributed simulation engines. The distinctions

among event types and their associated optimizations are

deferred to protocol-specific functionality of services

outside the kernel proper. The responsibility of a micro-

kernel is restricted to only providing services to the

simulation processes such that the processes can

efficiently communicate with each other, and collectively

accomplish “asymptotic” time-ordered processing of

events.

‡

Traditional PDES literature refers each distinct

communicating entity in a simulation as a “logical

process”. We use the terms “logical process” and

“simulation process” interchangeably.

The timestamp of an event (also called its “receive

timestamp”) is the simulation time at which its receiver

processes it.

剩余13页未读，继续阅读

jamesmf

粉丝: 37
资源: 28

μsik：并行/分布式仿真的微内核实现

并行与分布式仿真时间推进同步机制综述

并行分布式仿真微内核μsik的优化研究

SiK_Multipoint:SiK多点

sik-frontend

虚拟现实的千千面（张柏芝Sik Lanyi）The Thousand Faces of Virtual Reality (Cecilia Sik Lanyi)

cv_AcepSaepulZamil_sik.html

Van másik!-crx插件

DUZE_2：zad 2 z SIK

SiK, Si1000的工具和固件.zip

Ho-Sik_restaurant-page：这是一家[假]餐厅，灵感来自我岳母的美味粤菜（中国南方菜）！好好食（发音为“ ho sik”）是一种称赞词，通常在您尝试并喜欢某人的食物后称赞它

最新资源