PCI Express 3.0技术详解：全面指南与实战应用

5星 · 超过95%的资源需积分: 50 179 浏览量更新于2024-07-20 10 收藏 47.38MB PDF 举报

PCI Express Technology 3.0 是现代计算机系统中的核心接口技术，广泛应用于个人电脑、服务器和工业计算机中。它以其高带宽、低延迟和出色的成本效益成为众多外设设备的理想选择。本书《PCIExpress Technology》由Mike Jackson和Ravi Budruk编著，作为MindShare技术系列的一部分，为读者提供了全面理解PCI Express架构的深入指南，特别针对1.x、2.x和3.0三代技术进行了详尽讲解。该书以教程式的写作风格，适合初学者快速入门，同时也包含了丰富的实例，帮助读者掌握配置空间与访问方法、枚举过程、不同类型的交易包及其字段、事务排序、流量类别、虚拟通道与仲裁（服务质量）等内容。书中还详细解释了流控制机制，如ACK/NAK协议，以及逻辑PHY（8b/10b、128b/130b编码和解码）、电气PHY的实现，以及链路训练和初始化过程。 PCI Express 3.0的核心改进在于其8.0 GT/s的速度提升和新的编码方案，使得数据传输速度翻倍。此外，书中还会讨论高速信号考虑因素，如均衡技术。对于中断交付，本书覆盖了从传统方式到现代多向中断（MSI-X）的转变，以及错误检测和报告机制。对于电源管理，无论是软件还是硬件层面，都提供了全面的处理策略。对于3.0版本的特性，比如5.0 GT/s的速度提升、TLP（Transaction Layer Protocol）提示的优化和多播功能，都是本书的重点内容。该书还强调了如何在实际项目中有效利用这些新特性和技术，以确保系统的高效运行。 MindShare的培训资源丰富，包括现场和自主学习课程，他们拥有超过25年的专业技术培训经验，能够为企业的技术团队提供定制化的高质量、高效率培训，减少员工离岗时间，并提供成本效益高的解决方案。《PCI Express Technology》是一本既适合新手入门，又能满足资深工程师深度学习的专业书籍，是理解和应用PCI Express 3.0技术的重要参考资源。

Contents

Unused Base and Limit Registers.................................................................................. 144

Sanity Check: Registers Used For Address Routing ....................................................... 144

TLP Routing Basics................................................................................................................ 145

Receivers Check For Three Types of Traffic ................................................................ 147

Routing Elements............................................................................................................. 147

Three Methods of TLP Routing...................................................................................... 147

General ....................................................................................................................... 147

Purpose of Implicit Routing and Messages .......................................................... 148

Why Messages?.................................................................................................. 148

How Implicit Routing Helps............................................................................ 148

Split Transaction Protocol............................................................................................... 149

Posted versus Non-Posted.............................................................................................. 150

Header Fields Define Packet Format and Type........................................................... 151

General ....................................................................................................................... 151

Header Format/Type Field Encodings ................................................................. 153

TLP Header Overview .................................................................................................... 154

Applying Routing Mechanisms .......................................................................................... 155

ID Routing......................................................................................................................... 155

Bus Number, Device Number, Function Number Limits................................... 155

Key TLP Header Fields in ID Routing................................................................... 155

Endpoints: One Check.............................................................................................. 156

Switches (Bridges): Two Checks Per Port ............................................................. 157

Address Routing .............................................................................................................. 158

Key TLP Header Fields in Address Routing ........................................................ 159

TLPs with 32-Bit Address................................................................................. 159

TLPs with 64-Bit Address................................................................................. 159

Endpoint Address Checking................................................................................... 160

Switch Routing.......................................................................................................... 161

Downstream Traveling TLPs (Received on Primary Interface).................. 162

Upstream Traveling TLPs (Received on Secondary Interface) ................... 163

Multicast Capabilities............................................................................................... 163

Implicit Routing ............................................................................................................... 163

Only for Messages .................................................................................................... 163

Key TLP Header Fields in Implicit Routing ......................................................... 164

Message Type Field Summary................................................................................ 164

Endpoint Handling................................................................................................... 165

Switch Handling ....................................................................................................... 165

DLLPs and Ordered Sets Are Not Routed......................................................................... 166

PCIe 3.0.book Page xi Sunday, September 2, 2012 11:25 AM

Contents

xii

Part Two: Transaction Layer

Chapter 5: TLP Elements

Introduction to Packet-Based Protocol............................................................................... 169

General............................................................................................................................... 169

Motivation for a Packet-Based Protocol ....................................................................... 171

1. Packet Formats Are Well Defined ...................................................................... 171

2. Framing Symbols Define Packet Boundaries.................................................... 171

3. CRC Protects Entire Packet ................................................................................. 172

Transaction Layer Packet (TLP) Details............................................................................. 172

TLP Assembly And Disassembly .................................................................................. 172

TLP Structure.................................................................................................................... 174

Generic TLP Header Format .......................................................................................... 175

General ....................................................................................................................... 175

Generic Header Field Summary............................................................................. 175

Generic Header Field Details ......................................................................................... 178

Header Type/Format Field Encodings ................................................................. 179

Digest / ECRC Field................................................................................................. 180

ECRC Generation and Checking..................................................................... 180

Who Checks ECRC? .......................................................................................... 180

Using Byte Enables ................................................................................................... 181

General ................................................................................................................ 181

Byte Enable Rules .............................................................................................. 181

Byte Enable Example......................................................................................... 182

Transaction Descriptor Fields ................................................................................. 182

Transaction ID.................................................................................................... 183

Traffic Class ........................................................................................................ 183

Transaction Attributes ...................................................................................... 183

Additional Rules For TLPs With Data Payloads.................................................. 183

Specific TLP Formats: Request & Completion TLPs................................................... 184

IO Requests................................................................................................................ 184

IO Request Header Format .............................................................................. 185

IO Request Header Fields................................................................................. 186

Memory Requests ..................................................................................................... 188

Memory Request Header Fields...................................................................... 188

Memory Request Notes .................................................................................... 192

Configuration Requests ........................................................................................... 192

Definitions Of Configuration Request Header Fields.................................. 193

Configuration Request Notes .......................................................................... 196

PCIe 3.0.book Page xii Sunday, September 2, 2012 11:25 AM

Contents

xiii

Completions............................................................................................................... 196

Definitions Of Completion Header Fields ..................................................... 197

Summary of Completion Status Codes .......................................................... 200

Calculating The Lower Address Field............................................................ 200

Using The Byte Count Modified Bit................................................................ 201

Data Returned For Read Requests: ................................................................. 201

Receiver Completion Handling Rules: ........................................................... 202

Message Requests ..................................................................................................... 203

Message Request Header Fields...................................................................... 204

Message Notes: .................................................................................................. 206

INTx Interrupt Messages.................................................................................. 206

Power Management Messages ........................................................................ 208

Error Messages................................................................................................... 209

Locked Transaction Support............................................................................ 209

Set Slot Power Limit Message.......................................................................... 210

Vendor-Defined Message 0 and 1 ................................................................... 210

Ignored Messages .............................................................................................. 211

Latency Tolerance Reporting Message........................................................... 212

Optimized Buffer Flush and Fill Messages.................................................... 213

Chapter 6: Flow Control

Flow Control Concept ........................................................................................................... 215

Flow Control Buffers and Credits....................................................................................... 217

VC Flow Control Buffer Organization.......................................................................... 218

Flow Control Credits ....................................................................................................... 219

Initial Flow Control Advertisement ................................................................................... 219

Minimum and Maximum Flow Control Advertisement ........................................... 219

Infinite Credits.................................................................................................................. 221

Special Use for Infinite Credit Advertisements........................................................... 221

Flow Control Initialization................................................................................................... 222

General............................................................................................................................... 222

The FC Initialization Sequence....................................................................................... 223

FC_Init1 Details................................................................................................................224

FC_Init2 Details................................................................................................................225

Rate of FC_INIT1 and FC_INIT2 Transmission .......................................................... 226

Violations of the Flow Control Initialization Protocol ............................................... 227

Introduction to the Flow Control Mechanism.................................................................. 227

General............................................................................................................................... 227

The Flow Control Elements............................................................................................ 227

Transmitter Elements ............................................................................................... 228

Receiver Elements..................................................................................................... 229

PCIe 3.0.book Page xiii Sunday, September 2, 2012 11:25 AM

Contents

xiv

Flow Control Example........................................................................................................... 230

Stage 1 — Flow Control Following Initialization........................................................ 230

Stage 2 — Flow Control Buffer Fills Up........................................................................ 233

Stage 3 — Counters Roll Over........................................................................................ 234

Stage 4 — FC Buffer Overflow Error Check ................................................................ 235

Flow Control Updates ........................................................................................................... 237

FC_Update DLLP Format and Content........................................................................ 238

Flow Control Update Frequency ................................................................................... 239

Immediate Notification of Credits Allocated ....................................................... 239

Maximum Latency Between Update Flow Control DLLPs................................ 240

Calculating Update Frequency Based on Payload Size and Link Width ......... 240

Error Detection Timer — A Pseudo Requirement ...................................................... 243

Chapter 7: Quality of Service

Motivation ............................................................................................................................... 245

Basic Elements ........................................................................................................................ 246

Traffic Class (TC)..............................................................................................................247

Virtual Channels (VCs) ................................................................................................... 247

Assigning TCs to each VC — TC/VC Mapping .................................................. 248

Determining the Number of VCs to be Used ....................................................... 249

Assigning VC Numbers (IDs) ................................................................................. 251

VC Arbitration ........................................................................................................................ 252

General............................................................................................................................... 252

Strict Priority VC Arbitration......................................................................................... 253

Group Arbitration............................................................................................................ 255

Hardware Fixed Arbitration Scheme..................................................................... 257

Weighted Round Robin Arbitration Scheme........................................................ 257

Setting up the Virtual Channel Arbitration Table ............................................... 258

Port Arbitration ...................................................................................................................... 261

General............................................................................................................................... 261

Port Arbitration Mechanisms......................................................................................... 264

Hardware-Fixed Arbitration................................................................................... 265

Weighted Round Robin Arbitration ...................................................................... 265

Time-Based, Weighted Round Robin Arbitration (TBWRR).............................. 266

Loading the Port Arbitration Tables ............................................................................. 267

Switch Arbitration Example........................................................................................... 269

Arbitration in Multi-Function Endpoints ......................................................................... 270

Isochronous Support .............................................................................................................272

Timing is Everything....................................................................................................... 273

How Timing is Defined............................................................................................ 274

How Timing is Enforced.......................................................................................... 275

PCIe 3.0.book Page xiv Sunday, September 2, 2012 11:25 AM

Contents

Software Support ............................................................................................................. 275

Device Drivers........................................................................................................... 276

Isochronous Broker................................................................................................... 276

Bringing it all together .................................................................................................... 276

Endpoints................................................................................................................... 276

Switches...................................................................................................................... 278

Arbitration Issues .............................................................................................. 278

Timing Issues ..................................................................................................... 278

Bandwidth Allocation Problems ..................................................................... 280

Latency Issues .................................................................................................... 281

Root Complex............................................................................................................ 281

Problem: Snooping ............................................................................................ 281

Snooping Solutions............................................................................................ 282

Power Management.................................................................................................. 282

Error Handling.......................................................................................................... 282

Chapter 8: Transaction Ordering

Introduction............................................................................................................................. 285

Definitions............................................................................................................................... 286

Simplified Ordering Rules................................................................................................... 287

Ordering Rules and Traffic Classes (TCs) .................................................................... 287

Ordering Rules Based On Packet Type......................................................................... 288

The Simplified Ordering Rules Table ........................................................................... 288

Producer/Consumer Model .................................................................................................. 290

Producer/Consumer Sequence — No Errors .............................................................. 291

Producer/Consumer Sequence — Errors..................................................................... 295

Relaxed Ordering ................................................................................................................... 296

RO Effects on Memory Writes and Messages.............................................................. 297

RO Effects on Memory Read Transactions................................................................... 298

Weak Ordering ....................................................................................................................... 299

Transaction Ordering and Flow Control...................................................................... 299

Transaction Stalls ............................................................................................................. 300

VC Buffers Offer an Advantage..................................................................................... 301

ID Based Ordering (IDO) ..................................................................................................... 301

The Solution...................................................................................................................... 301

When to use IDO.............................................................................................................. 302

Software Control .............................................................................................................. 303

Deadlock Avoidance..............................................................................................................303

PCIe 3.0.book Page xv Sunday, September 2, 2012 11:25 AM

剩余1056页未读，继续阅读

oaktwig

粉丝: 3
资源: 12

PCI Express 3.0技术详解：全面指南与实战应用

PCI Express Technology 3.0.pdf

Mind Share PCIE3.0

MindShare_PCI Express Technology 3.0_.pdf

pci express technology 3.0

MindShare PCI Express Technology 3.0-MindShar

PCI Express Technology 3.0-MindShare Press

MindShare_PCI Express Technology 3.0.zip

PCI Express Technology 3.0-MindShare官方出品

MindShare-PCI Express Technology 3.0 完整版

PCI Express Technology 3.0-MindShare Press：PCI Express 3.0架构全面指南

最新资源