TI DS90UB903Q/DS90UB904Q：FPD-Link III串化解串器技术文档

需积分: 10 188 浏览量更新于2024-06-27 5 收藏 1.42MB PDF 举报

身份认证购VIP最低享 7 折!

30元优惠券

资源详情

资源推荐

DS90UB903Q-Q1, DS90UB904Q-Q1

ZHCSB32E –JUNE 2010–REVISED APRIL 2013

www.ti.com.cn

Electrical Characteristics

(1)(2)(3)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

LVCMOS DC SPECIFICATIONS 3.3V I/O (SER INPUTS, DES OUTPUTS, GPI, GPO, CONTROL INPUTS AND OUTPUTS)

High Level Input

= 3.0V to 3.6V 2.0 V

Voltage

Low Level Input

= 3.0V to 3.6V GND 0.8 V

Voltage

Input Current V

= 0V or 3.6V, V

= 3.0V to 3.6V -20 ±1 +20 µA

High Level Output

DDIO

= 3.0V to 3.6V, I

= −4 mA 2.4 V

DDIO

Voltage

Low Level Output

DDIO

= 3.0V to 3.6V, I

= +4 mA GND 0.4 V

Voltage

Serializer GPO

-24

Outputs

Output Short Circuit

OUT

= 0V mA

Current

Deserializer LVCMOS

-39

Outputs

TRI-STATE Output PDB = 0V,

LVCMOS Outputs -20 ±1 +20 µA

Current V

OUT

= 0V or V

LVCMOS DC SPECIFICATIONS 1.8V I/O (SER INPUTS, DES OUTPUTS, GPI, GPO, CONTROL INPUTS AND OUTPUTS)

High Level Input

= 1.71V to 1.89V 0.65 V

+0.3

Voltage

Low Level Input

= 1.71V to 1.89V GND 0.35 V

Voltage

Input Current V

= 0V or 1.89V, V

= 1.71V to 1.89V -20 ±1 +20 µA

High Level Output V

DDIO

= 1.71V to 1.89V, I

= −4 mA V

DDIO

Voltage 0.45

Low Level Output V

DDIO

= 1.71V to 1.89V Deserializer LVCMOS

GND 0.45 V

Voltage I

= +4 mA Outputs

Serializer GPO

-11

Outputs

Output Short Circuit

OUT

= 0V mA

Current

Deserializer LVCMOS

-20

Outputs

TRI-STATE Output PDB = 0V,

LVCMOS Outputs -20 ±1 +20 µA

Current V

OUT

= 0V or V

CML DRIVER DC SPECIFICATIONS (DOUT+, DOUT-)

Output Differential

| R

= 100Ω (Figure 8) 268 340 412 mV

Voltage

Output Differential

ΔV

= 100Ω 1 50 mV

Voltage Unbalance

Output Differential V

DD (MIN)

- V

DD (MAX)

= 100Ω (Figure 8) V

- V

Offset Voltage V

OD (MAX)

OD (MIN)

ΔV

Offset Voltage

= 100Ω 1 50 mV

Unbalance

Output Short Circuit

DOUT+/- = 0V -27 mA

Current

Differential Internal

Termination Differential across DOUT+ and DOUT- 80 100 120 Ω

Resistance

CML RECEIVER DC SPECIFICATIONS (RIN+, RIN-)

(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as

otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and

are not ensured.

(2) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground

except VOD, ΔVOD, VTH and VTL which are differential voltages.

(3) Typical values represent most likely parametric norms at 1.8V or 3.3V, T

= +25°C, and at the Recommended Operation Conditions at

the time of product characterization and are not ensured.

DS90UB903Q-Q1, DS90UB904Q-Q1

www.ti.com.cn

ZHCSB32E –JUNE 2010–REVISED APRIL 2013

Electrical Characteristics

(1)(2)(3)

(continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

Differential Threshold

+90

High Voltage

(Figure 10) mV

Differential Threshold

-90

Low Voltage

Differential Input

RIN+ - RIN- 180 mV

Voltage Range

Input Current V

= V

or 0V, V

= 1.89V -20 ±1 +20 µA

Differential Internal

Termination Differential across RIN+ and RIN- 80 100 120 Ω

Resistance

SER/DES SUPPLY CURRENT *DIGITAL, PLL, AND ANALOG VDD

DDT

= 100Ω

Serializer (Tx)

WORST CASE pattern 62 90

VDDn = 1.89V

VDDn Supply Current

(Figure 5)

PCLK = 43 MHz mA

(includes load

Default Registers

= 100Ω

current)

RANDOM PRBS-7 pattern

DDIOT

VDDIO = 1.89V

PCLK = 43 MHz 2 5

Serializer (Tx)

= 100Ω

Default Registers

VDDIO Supply

WORST CASE pattern mA

Current (includes load

VDDIO = 3.6V

(Figure 5)

current)

PCLK = 43 MHz 7 15

Default Registers

DDTZ

DDn

= 1.89V 370 775

Serializer (Tx) Supply PDB = 0V; All other

DDIOTZ

DDIO

= 1.89V 55 125 µA

Current Power-down LVCMOS Inputs = 0V

DDIO

= 3.6V 65 135

DDR

DDn

= 1.89V, C

= 8 pF PCLK = 43 MHz

Deserializer (Rx)

WORST CASE Pattern SSCG[3:0] = ON 60 96

VDDn Supply Current

(Figure 5) Default Registers

(includes load

DDn

= 1.89V, C

= 8 pF PCLK = 43 MHz

current)

RANDOM PRBS-7 Pattern Default Registers

DDIOR

DDIO

= 1.89V, C

= 8 pF

PCLK = 43 MHz

Deserializer (Rx)

WORST CASE Pattern 21 32

Default Registers

VDDIO Supply

(Figure 5)

Current (includes load

DDIO

= 3.6V, C

= 8 pF PCLK = 43 MHz

current)

49 83

WORST CASE Pattern Default Registers

DDRZ

DDn

= 1.89V 42 400

Deserializer (Rx)

PDB = 0V; All other

DDIORZ

Supply Current V

DDIO

= 1.89V 8 40 µA

LVCMOS Inputs = 0V

Power-down

DDIO

= 3.6V 350 800

Recommended Serializer Timing for PCLK

(1)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

TCP

Transmit Clock Period 23.3 T 100 ns

TCIH

Transmit Clock Input High

0.4T 0.5T 0.6T ns

Time

10 MHz – 43 MHz

TCIL

Transmit Clock Input Low

0.4T 0.5T 0.6T ns

Time

CLKT

PCLK Input Transition Time

0.5 3 ns

(Figure 11)

OSC

Internal oscillator clock

25 MHz

source

(1) Recommended Input Timing Requirements are input specifications and not tested in production.

DS90UB903Q-Q1, DS90UB904Q-Q1

ZHCSB32E –JUNE 2010–REVISED APRIL 2013

www.ti.com.cn

Serializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

LHT

CML Low-to-High Transition

= 100Ω (Figure 6) 150 330 ps

Time

HLT

CML High-to-Low Transition

= 100Ω (Figure 6) 150 330 ps

Time

DIS

Data Input Setup to PCLK 2.0 ns

Serializer Data Inputs (Figure 12)

DIH

Data Input Hold from PCLK 2.0 ns

PLD

Serializer PLL Lock Time R

= 100Ω

(1)(2)

1 2 ms

= 100Ω, PCLK = 10–43 MHz

6.386T 6.386T 6.386T

Serializer Delay Register 0x03h b[0] (TRFB = 1) ns

+ 5 + 12 + 19.7

(Figure 14)

JIND

Serializer output intrinsic deterministic

Serializer Output jitter . Measured (cycle-cycle) with

0.13 UI

Deterministic Jitter PRBS-7 test pattern

PCLK = 43 MHz

(3)(4)

JINR

Serializer output intrinsic random jitter

Serializer Output Random

(cycle-cycle). Alternating-1,0 pattern. 0.04 UI

Jitter

PCLK = 43 MHz

(3)(4)

JINT

Serializer output peak-to-peak jitter

includes deterministic jitter, random

Peak-to-peak Serializer jitter, and jitter transfer from serializer

0.396 UI

Output Jitter input. Measured (cycle-cycle) with

PRBS-7 test pattern.

PCLK = 43 MHz

(3)(4)

STXBW

Serializer Jitter Transfer PCLK = 43 MHz, Default Registers

1.90 MHz

Function -3 dB Bandwidth (Figure 20)

(3)

STX

Serializer Jitter Transfer PCLK = 43 MHz, Default Registers

0.944 dB

Function (Peaking) (Figure 20)

(3)

STXf

Serializer Jitter Transfer

PCLK = 43 MHz, Default Registers

Function (Peaking 500 kHz

(Figure 20)

(3)

Frequency)

(1) t

PLD

and t

DDLT

is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK

(2) Specification is ensured by design.

(3) Typical values represent most likely parametric norms at 1.8V or 3.3V, T

= +25°C, and at the Recommended Operation Conditions at

the time of product characterization and are not ensured.

(4) UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.

Deserializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Pin/Freq. Min Typ Max Units

RCP

Receiver Output Clock Period t

RCP

= t

TCP

PCLK 23.3 T 100 ns

PDC

Default Registers

PCLK Duty Cycle PCLK 45 50 55 %

SSCG[3:0] = OFF

LVCMOS Low-to-High Transition V

DDIO

: 1.71V to 1.89V or

CLH

1.3 2.0 2.8

Time 3.0 to 3.6V,

= 8 pF (lumped load) PCLK ns

CHL

LVCMOS High-to-Low Transition

Default Registers

1.3 2.0 2.8

Time

(Figure 16)

(1)

LVCMOS Low-to-High Transition V

DDIO

: 1.71V to 1.89V or

CLH

1.6 2.4 3.3

Time 3.0 to 3.6V,

Deserializer ROUTn

= 8 pF (lumped load) ns

CHL

Data Outputs

LVCMOS High-to-Low Transition

Default Registers

1.6 2.4 3.3

Time

(Figure 16)

(1)

ROS

ROUT Setup Data to PCLK V

DDIO

: 1.71V to 1.89V or 0.38T 0.5T

3.0V to 3.6V, Deserializer ROUTn

ROH

= 8 pF (lumped load) Data Outputs

ROUT Hold Data to PCLK 0.38T 0.5T

Default Registers

(1) Specification is ensured by characterization and is not tested in production.

剩余45页未读，继续阅读

不觉明了

粉丝: 3444
资源: 5759

TI DS90UB903Q/DS90UB904Q：FPD-Link III串化解串器技术文档

TI-DS90UB924-Q1.pdf

TI-DS90UB934-Q1.pdf

TI-DS90UB964-Q1.pdf

"TI-DS90UB940N-Q1.pdf FPD-Link解串器技术手册

"高清图像传感器的双向控制总线技术研究：TI-DS90UB933-Q1.pdf

"FPD-Link III解串器TI-DS90UB936-Q1技术文档和工具

TI+DS90UB941展频

TI+DS90UB941展屏

ti ds90ub964 设备树 驱动

ti-sdk-beagleboard-06.00.00.00

已经为ti-sn65dsi83.c添加了MODULE_LICENSE(“GPL”),还是出现ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误，都有什么解决办法

我的父元素div class为html-ti-item中有一个div class为top-wrapper和另一个div，类名为top-wrapper的div中有多个div,class都为ti-num,我想要让除了第一个ti-num以外，其余的ti-num的padding为15px

win10安装ti-tray-menu.exe

sys bios (ti-rtos 内核) v6.41 用户手册.pdf

已经为ti-sn65dsi83.c添加了MODULE_LICENSE(),还是出现ERROR: modpost: missing MODULE_LICENSE() in drivers/gpu/drm/bridge/ti-sn65dsi83.lto.o错误

ti-select组件中各个项所起的作用

linux kernel 符合GPL协议的ti-sn65dsi83.c驱动想要使用drm_of.c中定义的EXPORT_SYMBOL_GPL(drm_of_lvds_get_dual_link_pixel_order)，Makefile怎么编写

TI-RLSK GPIO

ti-rtos开放教程,中文资料

leftFistRealS001R03((ti-1)*channelNumber+1: ti*channelNumber,:)=record(channelRange,(ti*656)+(ti-1)*656+1: (ti*656)+(ti-1)*656+656);

最新资源

ti ds90ub964 设备树驱动

leftFistRealS001R03((ti-1)channelNumber+1: tichannelNumber,:)=record(channelRange,(ti656)+(ti-1)656+1: (ti656)+(ti-1)656+656);