没有合适的资源?快使用搜索试试~ 我知道了~
首页IEEE 802.3-2015:节能以太网与LPIC接口详解
IEEE 802.3-2015 第六部分关注于能源效率以太网 (Energy-Efficient Ethernet, EEE) 的实现方法,这是对传统以太网标准的扩展,特别是在物理层和数据链路层的MAC子层方面。该标准在6.78节详细介绍了低功耗以太网客户端(Low Power Interoperability Client, LPIC)的接口和服务,旨在优化网络中的能效。
首先,6.78.1节概述了LPIC的信号处理(LPISignaling),包括服务接口的协调。LPIC客户端负责与物理层(PHY)和介质访问控制子层进行交互,以实现节能模式。其中,LP_IDLE请求服务接口用于通知PHY设备进入低功耗状态,当发送者需要暂停数据传输时,应发送此请求。接收者收到请求后,设备会停止发送并进入休眠状态,直到收到LP_IDLE指示。反之,LP_IDLE指示则通知PHY设备可以恢复通信。
6.78.1.3部分着重于LPIC的操作,如RSLPI(Reconciliation Sublayer Power Interface)的assert和detect功能,以及PHY-LPPI(Physical Layer Low Power Interface)操作,包括传输和接收阶段。这些功能确保了在保持网络性能的同时,最大程度地减少不必要的功率消耗。
6.78.2节描述了支持EEE的PHY类型的特性参数,这对于选择和配置支持低功耗特性的网络硬件至关重要。这些参数可能包括定时参数,以适应不同介质和数据速率的需求,从而实现节能目标。
IEEE 802.3-2015第六部分规范了如何在快速以太网的基础上引入能源效率技术,通过定义LPIC的交互接口和协议,使得网络设备能够在保持正常通信的同时,降低待机或空闲状态下的能耗,从而提高整体能源利用效率。这对于绿色IT和可持续网络设计具有重要意义。
16
Copyright © 2015 IEEE. All rights reserved.
89.5.5 PMD reset function........................................................................................................... 346
89.5.6 PMD global transmit disable function (optional) ............................................................. 346
89.5.7 PMD fault function (optional) .......................................................................................... 346
89.5.8 PMD transmit fault function (optional) ............................................................................ 346
89.5.9 PMD receive fault function (optional).............................................................................. 346
89.6 PMD to MDI optical specifications for 40GBASE-FR ............................................................ 346
89.6.1 40GBASE-FR transmitter optical specifications .............................................................. 347
89.6.2 40GBASE-FR receive optical specifications.................................................................... 347
89.6.3 40GBASE-FR illustrative link power budget................................................................... 348
89.6.4 Comparison of power budget methodology...................................................................... 348
89.7 Definition of optical parameters and measurement methods.................................................... 349
89.7.1 Test patterns for optical parameters.................................................................................. 349
89.7.2 Skew and Skew Variation................................................................................................. 350
89.7.3 Wavelength ....................................................................................................................... 350
89.7.4 Average optical power ...................................................................................................... 350
89.7.5 Dispersion penalty ............................................................................................................ 350
89.7.5.1 Channel requirements ............................................................................................. 350
89.7.5.2 Reference receiver requirements ............................................................................ 351
89.7.5.3 Test procedure......................................................................................................... 351
89.7.6 Extinction ratio ................................................................................................................. 351
89.7.7 Relative Intensity Noise (RIN20OMA)............................................................................ 352
89.7.8 Transmitter optical waveform (transmit eye) ................................................................... 352
89.7.9 Receiver sensitivity........................................................................................................... 352
89.7.10 Receiver jitter tolerance .................................................................................................... 352
89.7.11 Receiver 3 dB electrical upper cutoff frequency .............................................................. 352
89.8 Safety, installation, environment, and labeling......................................................................... 353
89.8.1 General safety ................................................................................................................... 353
89.8.2 Laser safety ....................................................................................................................... 353
89.8.3 Installation ........................................................................................................................ 353
89.8.4 Environment...................................................................................................................... 353
89.8.4.1 Electromagnetic emission ....................................................................................... 354
89.8.4.2 Temperature, humidity, and handling..................................................................... 354
89.8.5 PMD labeling requirements .............................................................................................. 354
89.9 Fiber optic cabling model ......................................................................................................... 354
89.10 Characteristics of the fiber optic cabling (channel) .................................................................. 354
89.10.1 Optical fiber cable........................................................................................................
..... 354
89.10.2 Optical fiber connection.................................................................................................... 355
89.10.2.1 Connection insertion loss........................................................................................ 355
89.10.2.2 Maximum discrete reflectance................................................................................ 355
89.10.3 Medium Dependent Interface (MDI) requirements .......................................................... 356
89.11 Protocol implementation conformance statement (PICS) proforma for Clause 89, Physical
Medium Dependent (PMD) sublayer and medium, type 40GBASE-FR.................................. 357
89.11.1 Introduction....................................................................................................................... 357
89.11.2 Identification..................................................................................................................... 357
89.11.2.1 Implementation identification................................................................................ 357
89.11.2.2 Protocol summary ................................................................................................... 357
89.11.3 Major capabilities/options................................................................................................. 358
89.11.4 PICS proforma tables for Physical Medium Dependent (PMD) sublayer and medium,
type 40GBASE-FR ........................................................................................................... 358
89.11.4.1 PMD functional specifications................................................................................ 358
89.11.4.2 Management functions............................................................................................ 359
89.11.4.3 PMD to MDI optical specifications for 40GBASE-FR .......................................... 359
89.11.4.4 Optical measurement methods................................................................................ 360
89.11.4.5 Environmental specifications.................................................................................. 360
17
Copyright © 2015 IEEE. All rights reserved.
89.11.4.6 Characteristics of the fiber optic cabling and MDI................................................. 360
90. Ethernet support for time synchronization protocols.........................................................................361
90.1 Introduction............................................................................................................................... 361
90.2 Overview................................................................................................................................... 361
90.3 Relationship with other IEEE standards ................................................................................... 361
90.4 Time Synchronization Service Interface (TSSI)....................................................................... 361
90.4.1 Introduction....................................................................................................................... 361
90.4.1.1 Interlayer service interfaces .................................................................................... 362
90.4.1.2 Responsibilities of TimeSync Client ...................................................................... 362
90.4.2 TSSI .................................................................................................................................. 363
90.4.3 Detailed service specification ........................................................................................... 363
90.4.3.1 TS_TX.indication primitive.................................................................................... 363
90.4.3.1.1 Semantics ...................................................................................................... 363
90.4.3.1.2 Condition for generation ............................................................................... 363
90.4.3.1.3 Effect of receipt ............................................................................................ 363
90.4.3.2 TS_RX.indication primitive.................................................................................... 363
90.4.3.2.1 Semantics ...................................................................................................... 363
90.4.3.2.2 Condition for generation ............................................................................... 364
90.4.3.2.3 Effect of receipt ............................................................................................ 364
90.5 generic Reconciliation Sublayer (gRS)..................................................................................... 364
90.5.1 TS_SFD_Detect_TX function .......................................................................................... 364
90.5.2 TS_SFD_Detect_RX function .......................................................................................... 364
90.6 Overview of management features ........................................................................................... 365
90.7 Data delay measurement........................................................................................................... 366
90.8 Protocol implementation conformance statement (PICS) proforma for Clause 90, Ethernet
support for time synchronization protocols .............................................................................. 368
90.8.1 Introduction....................................................................................................................... 368
90.8.2 Identification..................................................................................................................... 368
90.8.2.1 Implementation identification................................................................................ 368
90.8.2.2 Protocol summary .................................................................................................. 368
90.8.3 TSSI indication ................................................................................................................. 369
90.8.4 Data delay reporting.......................................................................................................... 369
91. Reed-Solomon Forward Error Correction (RS-FEC) sublayer for 100GBASE-R PHYs .................. 370
91.1 Overview................................................................................................................................... 370
91.1.1 Scope................................................................................................................................. 370
91.1.2 Position of RS-FEC in the 100GBASE-R sublayers ........................................................ 370
91.2 FEC service interface......................................................................................................
.......... 370
91.3
PMA compatibility ................................................................................................................... 371
91.4 Delay constraints....................................................................................................................... 372
91.5 Functions within the RS-FEC sublayer .................................................................................... 372
91.5.1 Functional block diagram ................................................................................................. 372
91.5.2 Transmit function.............................................................................................................. 372
91.5.2.1 Lane block synchronization .................................................................................... 372
91.5.2.2 Alignment lock and deskew.................................................................................... 372
91.5.2.3 Lane reorder............................................................................................................372
91.5.2.4 Alignment marker removal..................................................................................... 372
91.5.2.5 64B/66B to 256B/257B transcoder......................................................................... 374
91.5.2.6 Alignment marker mapping and insertion .............................................................. 375
91.5.2.7 Reed-Solomon encoder........................................................................................... 377
91.5.2.8 Symbol distribution................................................................................................. 379
18
Copyright © 2015 IEEE. All rights reserved.
91.5.2.9 Transmit bit ordering .............................................................................................. 379
91.5.3 Receive function ............................................................................................................... 379
91.5.3.1 Alignment lock and deskew.................................................................................... 379
91.5.3.2 Lane reorder............................................................................................................381
91.5.3.3 Reed-Solomon decoder........................................................................................... 381
91.5.3.4 Alignment marker removal..................................................................................... 382
91.5.3.5 256B/257B to 64B/66B transcoder......................................................................... 382
91.5.3.6 Block distribution ................................................................................................... 383
91.5.3.7 Alignment marker mapping and insertion .............................................................. 384
91.5.3.8 Receive bit ordering................................................................................................ 384
91.5.4 Detailed functions and state diagrams .............................................................................. 385
91.5.4.1 State diagram conventions ...................................................................................... 385
91.5.4.2 State variables .........................................................................................................387
91.5.4.2.1 Variables ....................................................................................................... 387
91.5.4.2.2 Functions....................................................................................................... 389
91.5.4.2.3 Counters ........................................................................................................ 389
91.5.4.3 State diagrams......................................................................................................... 390
91.6 RS-FEC MDIO function mapping............................................................................................ 394
91.6.1 FEC_bypass_correction_enable........................................................................................ 396
91.6.2 FEC_bypass_indication_enable........................................................................................ 396
91.6.3 FEC_bypass_correction_ability........................................................................................ 396
91.6.4 FEC_bypass_indication_ability ........................................................................................ 396
91.6.5 hi_ser................................................................................................................................. 396
91.6.6 amps_lock<x>................................................................................................................... 396
91.6.7 fec_align_status ................................................................................................................ 396
91.6.8 FEC_corrected_cw_counter.............................................................................................. 396
91.6.9 FEC_uncorrected_cw_counter.......................................................................................... 397
91.6.10 FEC_lane_mapping<x> .................................................................................................... 397
91.6.11 FEC_symbol_error_counter_i .......................................................................................... 397
91.6.12 align_status ....................................................................................................................... 397
91.6.13 BIP_error_counter_i ......................................................................................................... 397
91.6.14 lane_mapping<x>.............................................................................................................. 397
91.6.15 block_lock<x> .................................................................................................................. 397
91.6.16 am_lock<x> ...................................................................................................................... 397
91.7 Protocol implementation conformance statement (PICS) proforma for Clause 91, Reed-
Solomon Forward Error Correction (RS-FEC) sublayer for 100GBASE-R PHYs.................. 398
91.7.1 Introduction....................................................................................................................... 398
91.7.2 Identification..................................................................................................................... 398
91.7.2.1 Implementation identification................................................................................. 398
91.7.2.2 Protocol summary ................................................................................................... 398
91.7.3 Major capabilities/options................................................................................................. 399
91.7.4 PICS proforma tables for Reed-Solomon Forward Error Correction (RS-FEC)
sublayer for 100GBASE-R PHYs..................................................................................... 399
91.7.4.1 Transmit function.................................................................................................... 399
91.7.4.2 Receive function ..................................................................................................... 400
91.7.4.3 State diagrams......................................................................................................... 402
92. Physical Medium Dependent (PMD) sublayer and baseband medium, type 100GBASE-CR4......... 403
92.1 Overview................................................................................................................................... 403
92.2 Physical Medium Dependent (PMD) service interface ............................................................ 404
92.3 PCS requirements for Auto-Negotiation (AN) service interface.............................................. 405
92.4 Delay constraints....................................................................................................................... 405
92.5 Skew constraints ....................................................................................................................... 405
19
Copyright © 2015 IEEE. All rights reserved.
92.6 PMD MDIO function mapping................................................................................................. 406
92.7 PMD functional specifications.................................................................................................. 407
92.7.1 Link block diagram........................................................................................................... 407
92.7.2 PMD Transmit function .................................................................................................... 409
92.7.3 PMD Receive function......................................................................................................409
92.7.4 Global PMD signal detect function .................................................................................. 409
92.7.5 PMD lane-by-lane signal detect function ......................................................................... 409
92.7.6 Global PMD transmit disable function ............................................................................. 410
92.7.7 PMD lane-by-lane transmit disable function .................................................................... 410
92.7.8 Loopback mode................................................................................................................. 410
92.7.9 PMD fault function ........................................................................................................... 410
92.7.10 PMD transmit fault function ............................................................................................. 410
92.7.11 PMD receive fault function...............................................................................................411
92.7.12 PMD control function ....................................................................................................... 411
92.8 100GBASE-CR4 electrical characteristics ............................................................................... 412
92.8.1 Signal levels...................................................................................................................... 412
92.8.2 Signal paths....................................................................................................................... 412
92.8.3 Transmitter characteristics................................................................................................ 412
92.8.3.1 Signal levels............................................................................................................ 413
92.8.3.2 Transmitter differential output return loss .............................................................. 414
92.8.3.3 Common-mode to differential mode output return loss.......................................... 414
92.8.3.4 Common-mode to common-mode output return loss ............................................. 415
92.8.3.5 Transmitter output waveform ................................................................................. 416
92.8.3.5.1 Linear fit to the measured waveform............................................................ 417
92.8.3.5.2 Steady-state voltage and linear fit pulse peak............................................... 417
92.8.3.5.3 Coefficient initialization ............................................................................... 418
92.8.3.5.4 Coefficient step size...................................................................................... 418
92.8.3.5.5 Coefficient range........................................................................................... 418
92.8.3.6 Insertion loss TP0 to TP2 or TP3 to TP5................................................................ 418
92.8.3.7 Transmitter output noise and distortion .................................................................. 419
92.8.3.8 Transmitter output jitter .......................................................................................... 419
92.8.3.8.1 Even-odd jitter .............................................................................................. 420
92.8.3.8.2 Effective bounded uncorrelated jitter and effective random jitter................ 420
92.8.3.9 Signaling rate range ................................................................................................ 421
92.8.4 Receiver characteristics .................................................................................................... 421
92.8.4.1 Receiver input amplitude tolerance ........................................................................ 422
92.8.4.2 Receiver differential input return loss .................................................................... 422
92.8.4.3 Differential to common-mode input return loss ..................................................... 422
92.8.4.4 Receiver interference tolerance test........................................................................ 422
92.8.4.4.1 Test setup ...................................................................................................... 423
92.8.4.4.2 Test channel .................................................................................................. 423
92.8.4.4.3
Test channel calibration ................................................................................ 424
92.8.4.4.4 Pattern generator ........................................................................................... 424
92.8.4.4.5 Test procedure............................................................................................... 425
92.8.4.5 Receiver jitter tolerance .......................................................................................... 425
92.8.4.6 Signaling rate range ................................................................................................ 425
92.9 Channel characteristics ............................................................................................................. 425
92.10 Cable assembly characteristics ................................................................................................. 425
92.10.1 Characteristic impedance and reference impedance......................................................... 426
92.10.2 Cable assembly insertion loss ........................................................................................... 426
92.10.3 Cable assembly differential return loss............................................................................. 428
92.10.4 Differential to common-mode return loss......................................................................... 428
92.10.5 Differential to common-mode conversion loss................................................................. 429
92.10.6 Common-mode to common-mode return loss .................................................................. 430
20
Copyright © 2015 IEEE. All rights reserved.
92.10.7 Cable assembly Channel Operating Margin ..................................................................... 430
92.10.7.1 Channel signal path................................................................................................. 430
92.10.7.1.1 TP0 to TP1 and TP4 to TP5 signal paths...................................................... 431
92.10.7.2 Channel crosstalk paths .......................................................................................... 431
92.11 Test fixtures .............................................................................................................................. 432
92.11.1 TP2 or TP3 test fixture...................................................................................................... 432
92.11.1.1 Test fixture return loss ............................................................................................ 432
92.11.1.2 Test fixture insertion loss........................................................................................ 432
92.11.2 Cable assembly test fixture ............................................................................................... 434
92.11.3 Mated test fixtures ............................................................................................................ 434
92.11.3.1 Mated test fixtures insertion loss ............................................................................ 434
92.11.3.2 Mated test fixtures return loss................................................................................. 435
92.11.3.3 Mated test fixtures common-mode conversion insertion loss ................................ 436
92.11.3.4 Mated test fixtures common-mode return loss ....................................................... 436
92.11.3.5 Mated test fixtures common-mode to differential mode return loss....................... 438
92.11.3.6 Mated test fixtures integrated crosstalk noise......................................................... 438
92.11.3.6.1 Mated test fixture multiple disturber near-end crosstalk (MDNEXT) loss .. 439
92.11.3.6.2 Mated test fixture multiple disturber far-end crosstalk (MDFEXT) loss ..... 439
92.11.3.6.3 Mated test fixture integrated crosstalk noise (ICN)...................................... 439
92.12 MDI specification ..................................................................................................................... 440
92.12.1 100GBASE-CR4 MDI connectors.................................................................................... 441
92.12.1.1 Style-1 100GBASE-CR4 MDI connectors ............................................................. 441
92.12.1.2 Style-2 100GBASE-CR4 MDI connectors ............................................................. 442
92.13 Environmental specifications.................................................................................................... 443
92.14 Protocol implementation conformance statement (PICS) proforma for Clause 92, Physical
Medium Dependent (PMD) sublayer and baseband medium, type 100GBASE-CR4 ............. 444
92.14.1 Introduction....................................................................................................................... 444
92.14.2 Identification..................................................................................................................... 444
92.14.2.1 Implementation identification................................................................................. 444
92.14.2.2 Protocol summary ................................................................................................... 444
92.14.3 Major capabilities/options................................................................................................. 445
92.14.4 PICS proforma tables for Physical Medium Dependent (PMD) sublayer and
baseband medium, type 100GBASE-CR4........................................................................ 446
92.14.4.1 PMD functional specifications................................................................................ 446
92.14.4.2 Management functions............................................................................................ 447
92.14.4.3 Transmitter specifications ...................................................................................... 448
92.14.4.4 Receiver specifications .......................................................................................... 449
92.14.4.5 Cable assembly specifications ............................................................................... 450
92.14.4.6 MDI connector specifications................................................................................. 451
92.14.4.7 Environmental specifications ................................................................................. 451
93. Physical Medium Dependent (PMD) sublayer and baseband medium, type 100GBASE-KR4 ........ 452
93.1 Overview................................................................................................................................... 452
93.2 Physical Medium Dependent (PMD) service interface ............................................................ 453
93.3 PCS requirements for Auto-Negotiation (AN) service interface.............................................. 454
93.4 Delay constraints....................................................................................................................... 454
93.5 Skew constraints ....................................................................................................................... 454
93.6 PMD MDIO function mapping................................................................................................. 455
93.7 PMD functional specifications.................................................................................................. 456
93.7.1 Link block diagram........................................................................................................... 456
93.7.2 PMD Transmit function .................................................................................................... 456
93.7.3 PMD Receive function.....................................................................................................
.457
93.7.4
Global PMD signal detect function .................................................................................. 457
剩余698页未读,继续阅读
117 浏览量
456 浏览量
189 浏览量
119 浏览量
198 浏览量
353 浏览量
305 浏览量
104 浏览量
网始如芯
- 粉丝: 538
- 资源: 23
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- mini2440用户手册
- 友善开发板的电路原理图s3c2440
- 高级Bash脚本编程指南
- 数据库系统概论第四版萨师煊编习题答案
- 网络分析工程师(交换、智能网、信令、短信)试题(答案)
- 高性能计算并行编程技术—MPI并行程序设计
- java中接口的作用
- biee 安装与配置
- LM8560.pdf(收音机芯片)
- MSP430x4xx Family.pdf
- Oracle Web Services Manager Securing your Web Services
- 线性连续时间状态空间表达式的离散化
- vb6.0和vb.net的区别
- The Art of Multiprocessor Programming.pdf
- 电 力 电 子 技 术 的答案
- excel 使用技巧
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功