TI DS90LV011AQ-Q1：高性能LVDS差分驱动器
需积分: 0 116 浏览量
更新于2024-08-04
4
收藏 928KB PDF 举报
"TI-DS90LV011AQ-Q1.pdf 是一款LVDS（低电压差分信号）驱动器，适用于高速、低功耗应用。该器件符合AECQ-100 Grade 1标准，适用于汽车电子环境，并且遵循TIA/EIA-644-A标准。其开关速率超过400Mbps（200MHz），具有700ps（典型值100ps）的最大差分延迟和1.5ns的最大传播延迟。DS90LV011AQ采用单3.3V电源供电，提供±350mV的差分信号，具备电源关闭保护功能，输出进入三态模式。器件封装为5引脚SOT-23，便于PCB布局，同时其低输出摆幅有助于降低EMI。此外，它的功耗极低，仅为23mW@3.3V。"
详细说明：
TI公司的DS90LV011AQ是一款专为高速、低功耗应用设计的LVDS驱动器。LVDS技术是一种通信协议，通过使用小幅度的差分信号来实现高速数据传输，同时保持较低的功耗和电磁干扰（EMI）。这款驱动器符合汽车级质量标准AECQ-100 Grade 1，意味着它能在严苛的汽车环境中稳定工作。
DS90LV011AQ遵循TIA/EIA-644-A标准，这是一个定义LVDS接口的行业标准，确保了与其他LVDS设备的兼容性。其开关速率高达400Mbps（200MHz），适合需要快速数据传输的系统。器件的差分延迟（最大700ps，典型值100ps）和传播延迟（1.5ns最大值）保证了信号在传输过程中的精确性和及时性。
该驱动器采用单3.3V电源供电，降低了系统的复杂性。其±350mV的差分信号电压确保了低噪声性能，而电源关闭保护功能则允许在未供电时将输出置于三态，避免对系统造成意外影响。5引脚SOT-23封装设计优化了PCB布局，减少了设计挑战。此外，DS90LV011AQ的低功耗特性（23mW@3.3V）使得它在高频率下仍能保持高效和节能。
DS90LV011AQ是一款理想的高速数据传输解决方案，尤其适用于要求高数据速率、低功耗和低EMI的汽车电子应用。其卓越的性能和紧凑的封装设计使其成为工程师们在设计过程中值得考虑的选择。
DS90LV011AQ
www.ti.com
SNLS296D –MAY 2008–REVISED APRIL 2013
Electrical Characteristics (continued)
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.
(1)(2)(3)
Symbol Parameter Conditions Pin Min Typ Max Units
V
IH
Input High Voltage TTL IN 2.0 V
DD
V
V
IL
Input Low Voltage GND 0.8 V
I
IH
Input High Current V
IN
= 3.3V or 2.4V ±2 ±10 μA
I
IL
Input Low Current V
IN
= GND or 0.5V ±1 ±10 μA
V
CL
Input Clamp Voltage I
CL
= −18 mA −1.5 −0.6 V
C
IN
Input Capacitance 3 pF
I
DD
Power Supply Current No Load V
IN
= V
DD
or GND V
DD
5 8 mA
R
L
= 100Ω 7 10 mA
Switching Characteristics
Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified.
(1)(2)(3)(4)
Symbol Parameter Conditions Min Typ Max Units
t
PHLD
Differential Propagation Delay High to Low R
L
= 100Ω, C
L
= 15 pF 0.3 1.0 1.5 ns
t
PLHD
Differential Propagation Delay Low to High (Figure 4 and Figure 5) 0.3 1.1 1.5 ns
t
SKD1
Differential Pulse Skew |t
PHLD
− t
PLHD
|
(5)
0 0.1 0.7 ns
t
SKD3
Differential Part to Part Skew
(6)
0 0.2 1.0 ns
t
SKD4
Differential Part to Part Skew
(7)
0 0.4 1.2 ns
t
TLH
Transition Low to High Time 0.2 0.5 1.0 ns
t
THL
Transition High to Low Time 0.2 0.5 1.0 ns
f
MAX
Maximum Operating Frequency
(8)
250 MHz
(1) All typicals are given for: V
DD
= +3.3V and T
A
= +25°C.
(2) These parameters are ensured by design. The limits are based on statistical analysis of the device performance over PVT (process,
voltage, temperature) ranges.
(3) C
L
includes probe and fixture capacitance.
(4) Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z
O
= 50Ω, t
r
≤ 1 ns, t
f
≤ 1 ns (10%-90%).
(5) t
SKD1
, |t
PHLD
− t
PLHD
|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative
going edge of the same channel.
(6) t
SKD3
, Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation
delays. This specification applies to devices at the same V
DD
and within 5°C of each other within the operating temperature range.
(7) t
SKD4
, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices
over recommended operating temperature and voltage ranges, and across process distribution. t
SKD4
is defined as |Max − Min|
differential propagation delay.
(8) f
MAX
generator input conditions: t
r
= t
f
< 1 ns (0% to 100%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45%/55%, V
OD
>
250mV.
Parameter Measurement Information
Figure 2. Differential Driver DC Test Circuit
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: DS90LV011AQ
剩余12页未读，继续阅读
2023-02-08 上传
2023-02-01 上传
2023-02-07 上传
2023-11-11 上传
2024-11-08 上传
2023-05-30 上传
2023-05-26 上传
2024-01-10 上传
2024-11-08 上传
不觉明了
- 粉丝: 6215
- 资源: 5764
我的内容管理
展开
