没有合适的资源?快使用搜索试试~ 我知道了~
首页NVME协议最新1.4版本
NVME协议最新1.4版本
需积分: 43 175 下载量 42 浏览量
更新于2023-03-03
评论 4
收藏 6.65MB PDF 举报
NVME最新的协议资料 NVM-Express-1_4b-2020.09.21-Ratified NVME最新的协议资料 NVM-Express-1_4b-2020.09.21-Ratified NVME最新的协议资料 NVM-Express-1_4b-2020.09.21-Ratified
资源详情
资源评论
资源推荐
NVM Express
TM
Revision 1.4b
1
NVM Express
TM
Base Specification
NVM Express
Revision 1.4b
September 21, 2020
Please send comments to info@nvmexpress.org
NVM Express
TM
Revision 1.4b
2
NVM Express
TM
base specification revision 1.4b is available for download at http://nvmexpress.org. The
NVM Express base specification revision 1.4b incorporates NVM Express base specification revision 1.3,
ratified on April 26, 2017 with updated figure references, along with ECN 001, ECN 002, ECN 003, ECN
004a, ECN 005, ECN 006, TP 4000a, TP 4002, TP 4003c, TP 4004b, TP 4005c, TP 4006, TP 4007a, TP
4008, TP 4014, TP 4016, TP 4018b, TP 4022, TP 4024, TP 4025, TP 4027, TP 4028a, TP 4030, TP
4031a, TP 4032, TP 4033, TP 4035, TP 4039a, TP 4042a, TP 4045, TP 4050, TP 4051, TP 4054, and TP
8002 (refer to https://nvmexpress.org/changes-in-nvme-revision-1-4 for details). It also incorporates the
NVM Express base specification revision 1.4, ratified on June 10, 2019, ECN 001, ECN 002, ECN 003
and ECN 006. Applied the NVM Express trademark and logo usage guidelines.
SPECIFICATION DISCLAIMER
LEGAL NOTICE:
© Copyright 2007 to 2020 NVM Express, Inc. ALL RIGHTS RESERVED.
This NVM Express base specification revision 1.4 is proprietary to the NVM Express, Inc. (also referred to
as “Company”) and/or its successors and assigns.
NOTICE TO USERS WHO ARE NVM EXPRESS, INC. MEMBERS: Members of NVM Express, Inc. have
the right to use and implement this NVM Express base specification revision 1.4 subject, however, to the
Member’s continued compliance with the Company’s Intellectual Property Policy and Bylaws and the
Member’s Participation Agreement.
NOTICE TO NON-MEMBERS OF NVM EXPRESS, INC.: If you are not a Member of NVM Express, Inc.
and you have obtained a copy of this document, you only have a right to review this document or make
reference to or cite this document. Any such references or citations to this document must acknowledge
NVM Express, Inc. copyright ownership of this document. The proper copyright citation or reference is as
follows: “© 2007 to 2020 NVM Express, Inc. ALL RIGHTS RESERVED.” When making any such
citations or references to this document you are not permitted to revise, alter, modify, make any
derivatives of, or otherwise amend the referenced portion of this document in any way without the prior
express written permission of NVM Express, Inc. Nothing contained in this document shall be deemed as
granting you any kind of license to implement or use this document or the specification described therein,
or any of its contents, either expressly or impliedly, or to any intellectual property owned or controlled by
NVM Express, Inc., including, without limitation, any trademarks of NVM Express, Inc.
LEGAL DISCLAIMER:
THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN IS PROVIDED ON AN “AS IS”
BASIS. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, NVM EXPRESS, INC.
(ALONG WITH THE CONTRIBUTORS TO THIS DOCUMENT) HEREBY DISCLAIM ALL
REPRESENTATIONS, WARRANTIES AND/OR COVENANTS, EITHER EXPRESS OR IMPLIED,
STATUTORY OR AT COMMON LAW, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, VALIDITY,
AND/OR NONINFRINGEMENT.
All product names, trademarks, registered trademarks, and/or servicemarks may be claimed as the
property of their respective owners.
The NVM Express
®
design mark is a registered trademark of NVM Express, Inc.
PCI-SIG
®
and PCIe
®
are registered trademarks of PCI-SIG.
NVM Express Workgroup
c/o VTM, Inc.
3855 SW 153
rd
Drive
Beaverton, OR 97003 USA
info@nvmexpress.org
NVM Express
TM
Revision 1.4b
3
Table of Contents
1 INTRODUCTION ............................................................................................................. 6
1.1 Overview ........................................................................................................................................ 6
1.2 Scope ............................................................................................................................................ 6
1.3 Outside of Scope ........................................................................................................................... 6
1.4 Theory of Operation ....................................................................................................................... 7
1.5 Conventions ................................................................................................................................. 12
1.6 Definitions .................................................................................................................................... 13
1.7 Keywords ..................................................................................................................................... 18
1.8 Byte, Word, and Dword Relationships ......................................................................................... 19
1.9 References .................................................................................................................................. 19
1.10 References Under Development ................................................................................................. 20
2 SYSTEM BUS (PCI EXPRESS) REGISTERS ....................................................................... 21
2.1 PCI Header .................................................................................................................................. 21
2.2 PCI Power Management Capabilities .......................................................................................... 26
2.3 Message Signaled Interrupt Capability (Optional) ....................................................................... 28
2.4 MSI-X Capability (Optional) ......................................................................................................... 29
2.5 PCI Express Capability ................................................................................................................ 31
2.6 Advanced Error Reporting Capability (Optional) ......................................................................... 36
2.7 Other Capability Pointers............................................................................................................. 41
3 CONTROLLER REGISTERS ............................................................................................. 42
3.1 Register Definition ....................................................................................................................... 42
3.2 Index/Data Pair registers (Optional) ............................................................................................ 61
4 DATA STRUCTURES ..................................................................................................... 63
4.1 Submission Queue & Completion Queue Definition ................................................................... 63
4.2 Submission Queue Entry – Command Format ........................................................................... 65
4.3 Physical Region Page Entry and List .......................................................................................... 69
4.4 Scatter Gather List (SGL) ............................................................................................................ 70
4.5 Metadata Region (MR) ................................................................................................................ 76
4.6 Completion Queue Entry ............................................................................................................. 77
4.7 Controller Memory Buffer ............................................................................................................ 85
4.8 Persistent Memory Region .......................................................................................................... 86
4.9 NVM Sets .................................................................................................................................... 88
4.10 Namespace List ........................................................................................................................... 89
4.11 Controller List .............................................................................................................................. 90
4.12 Fused Operations ........................................................................................................................ 90
4.13 Command Arbitration ................................................................................................................... 91
5 ADMIN COMMAND SET ................................................................................................. 94
5.1 Abort command ........................................................................................................................... 95
5.2 Asynchronous Event Request command .................................................................................... 96
5.3 Create I/O Completion Queue command .................................................................................. 101
5.4 Create I/O Submission Queue command .................................................................................. 102
5.5 Delete I/O Completion Queue command .................................................................................. 104
5.6 Delete I/O Submission Queue command .................................................................................. 105
5.7 Doorbell Buffer Config command .............................................................................................. 106
5.8 Device Self-test command ........................................................................................................ 107
5.9 Directive Receive command ...................................................................................................... 109
5.10 Directive Send command .......................................................................................................... 110
5.11 Firmware Commit command ..................................................................................................... 110
NVM Express
TM
Revision 1.4b
4
5.12 Firmware Image Download command ....................................................................................... 112
5.13 Get Features command ............................................................................................................. 113
5.14 Get Log Page command ........................................................................................................... 116
5.15 Identify command ...................................................................................................................... 161
5.16 Keep Alive command ................................................................................................................. 201
5.17 NVMe-MI Receive command .................................................................................................... 201
5.18 NVMe-MI Send command ......................................................................................................... 201
5.19 Namespace Attachment command ........................................................................................... 201
5.20 Namespace Management command ........................................................................................ 202
5.21 Set Features command ............................................................................................................. 205
5.22 Virtualization Management command ....................................................................................... 232
5.23 Format NVM command – NVM Command Set Specific ........................................................... 234
5.24 Sanitize command – NVM Command Set Specific ................................................................... 236
5.25 Security Receive command – NVM Command Set Specific ..................................................... 240
5.26 Security Send command – NVM Command Set Specific ......................................................... 241
5.27 Get LBA Status command – NVM Command Set Specific ....................................................... 242
6 NVM COMMAND SET ................................................................................................. 246
6.1 Namespaces .............................................................................................................................. 247
6.2 Fused Operations ...................................................................................................................... 250
6.3 Command Ordering Requirements ........................................................................................... 250
6.4 Atomic Operations ..................................................................................................................... 251
6.5 End-to-end Protection Information ............................................................................................ 254
6.6 Compare command ................................................................................................................... 255
6.7 Dataset Management command ............................................................................................... 257
6.8 Flush command ......................................................................................................................... 260
6.9 Read command ......................................................................................................................... 260
6.10 Reservation Acquire command ................................................................................................. 263
6.11 Reservation Register command ................................................................................................ 264
6.12 Reservation Release command ................................................................................................ 265
6.13 Reservation Report command ................................................................................................... 266
6.14 Verify command ......................................................................................................................... 269
6.15 Write command ......................................................................................................................... 270
6.16 Write Uncorrectable command .................................................................................................. 273
6.17 Write Zeroes command ............................................................................................................. 274
7 CONTROLLER ARCHITECTURE ..................................................................................... 276
7.1 Introduction ................................................................................................................................ 276
7.2 Command Submission and Completion Mechanism (Informative) ........................................... 285
7.3 Resets ....................................................................................................................................... 292
7.4 Queue Management .................................................................................................................. 293
7.5 Interrupts ................................................................................................................................... 294
7.6 Controller Initialization and Shutdown Processing .................................................................... 297
7.7 Asynchronous Event Request Host Software Recommendations (Informative) ....................... 299
7.8 Feature Values .......................................................................................................................... 300
7.9 NVMe Qualified Names ............................................................................................................. 301
7.10 Identifier Format and Layout (Informative) ................................................................................ 302
7.11 Unique Identifier ........................................................................................................................ 305
7.12 Keep Alive ................................................................................................................................. 306
7.13 Updating Controller Doorbell Registers using a Shadow Doorbell Buffer ................................. 308
7.14 Privileged Actions ...................................................................................................................... 309
8 FEATURES ................................................................................................................ 310
8.1 Firmware Update Process ......................................................................................................... 310
8.2 Metadata Handling .................................................................................................................... 311
NVM Express
TM
Revision 1.4b
5
8.3 End-to-end Data Protection (Optional) ...................................................................................... 312
8.4 Power Management .................................................................................................................. 318
8.5 Virtualization Enhancements (Optional) .................................................................................... 323
8.6 Doorbell Stride for Software Emulation ..................................................................................... 328
8.7 Standard Vendor Specific Command Format ........................................................................... 328
8.8 Reservations (Optional) ............................................................................................................. 328
8.9 Host Memory Buffer (Optional) .................................................................................................. 335
8.10 Replay Protected Memory Block (Optional) .............................................................................. 336
8.11 Device Self-test Operations (Optional) ...................................................................................... 348
8.12 Namespace Management (Optional) ........................................................................................ 350
8.13 Boot Partitions (Optional) .......................................................................................................... 352
8.14 Telemetry (Optional) .................................................................................................................. 355
8.15 Sanitize Operations (Optional) .................................................................................................. 359
8.16 Read Recovery Level (Optional) ............................................................................................... 363
8.17 Endurance Groups (Optional) ................................................................................................... 365
8.18 Predictable Latency Mode (Optional) ........................................................................................ 366
8.19 Namespace Write Protection (Optional) .................................................................................... 370
8.20 Asymmetric Namespace Access Reporting (Optional) ............................................................. 372
8.21 Host Operation with Asymmetric Namespace Access Reporting (Informative) ........................ 379
8.22 Get LBA Status (Optional) ......................................................................................................... 381
8.23 SQ Associations (Optional) ....................................................................................................... 384
8.24 UUIDs for Vendor Specific Information (Optional) .................................................................... 384
8.25 Improving Performance through I/O Size and Alignment Adherence ....................................... 387
9 DIRECTIVES .............................................................................................................. 393
9.1 Directive Use in I/O Commands ................................................................................................ 393
9.2 Identify (Directive Type 00h) ..................................................................................................... 394
9.3 Streams (Directive Type 01h, Optional) .................................................................................... 396
10 ERROR REPORTING AND RECOVERY .......................................................................... 403
10.1 Command and Queue Error Handling ....................................................................................... 403
10.2 Media and Data Error Handling ................................................................................................. 403
10.3 Memory Error Handling ............................................................................................................. 403
10.4 Internal Controller Error Handling .............................................................................................. 403
10.5 Controller Fatal Status Condition .............................................................................................. 404
ANNEX A. SANITIZE OPERATION CONSIDERATIONS (INFORMATIVE) ..................................... 405
A.1 Overview .................................................................................................................................... 405
A.2 Hidden Storage (Overprovisioning) ........................................................................................... 405
A.3 Integrity checks and No-Deallocate After Sanitize .................................................................... 405
A.4 Bad Block and Vendor Specific NAND Use .............................................................................. 405
剩余405页未读,继续阅读
weixin_46248071
- 粉丝: 3
- 资源: 2
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- 2023年中国辣条食品行业创新及消费需求洞察报告.pptx
- 2023年半导体行业20强品牌.pptx
- 2023年全球电力行业评论.pptx
- 2023年全球网络安全现状-劳动力资源和网络运营的全球发展新态势.pptx
- 毕业设计-基于单片机的液体密度检测系统设计.doc
- 家用清扫机器人设计.doc
- 基于VB+数据库SQL的教师信息管理系统设计与实现 计算机专业设计范文模板参考资料.pdf
- 官塘驿林场林防火(资源监管)“空天地人”四位一体监测系统方案.doc
- 基于专利语义表征的技术预见方法及其应用.docx
- 浅谈电子商务的现状及发展趋势学习总结.doc
- 基于单片机的智能仓库温湿度控制系统 (2).pdf
- 基于SSM框架知识产权管理系统 (2).pdf
- 9年终工作总结新年计划PPT模板.pptx
- Hytera海能达CH04L01 说明书.pdf
- 数据中心运维操作标准及流程.pdf
- 报告模板 -成本分析与报告培训之三.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0