逻辑电平转换方法及电路设计_i2c的逻辑电平

需积分: 50 74 浏览量更新于2023-03-03 评论收藏 135KB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源评论

资源推荐

Application Report

SCAA062 – March 2003

DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CM

Kal Mustafa / Chris Sterzik High Performance Analog

ABSTRACT

This report describes various methods of interfacing different logic levels. The focus is dc-

coupling between the following differential signaling: LVPECL (low-voltage positive-

referenced emitter coupled logic), LVDS (low-voltage differential signals), HSTL (high-

speed transceiver logic), and CML (current-mode logic). The report discusses sixteen

various interface cases between the aforementioned differential signaling levels.

Contents

1 AC-Coupling..................................................................................................................................2

1.1 LVPECL..................................................................................................................................3

1.2 LVDS ....................................................................................................................................7

1.3 CML ..................................................................................................................................11

1.4 HSTL ..................................................................................................................................13

2 References ..................................................................................................................................15

Figures

Figure 1. Input and Output Parameters..........................................................................................2

Figure 2. LVPECL to LVPECL..........................................................................................................3

Figure 3. LVPECL to LVPECL..........................................................................................................4

Figure 4. LVPECL to LVDS..............................................................................................................4

Figure 5. LVPECL to LVDS..............................................................................................................5

Figure 6. LVPECL to CML................................................................................................................5

Figure 7. LVPECL to CML Converter ..............................................................................................6

Figure 8. LVPECL to HSTL ..............................................................................................................6

Figure 9. LVDS to LVPECL..............................................................................................................7

Figure 10. LVDS to LVPECL..............................................................................................................8

Figure 11. LVDS to LVDS Without On-Chip Termination ................................................................8

Figure 12. LVDS to LVDS With On-Chip Termination......................................................................9

Figure 13. LVDS to CML Converter...................................................................................................9

Figure 14. LVDS to HSTL.................................................................................................................10

Figure 15. CML to LVPECL Translator............................................................................................11

Figure 16. CML to LVDS ..................................................................................................................11

Figure 17. CML to CML....................................................................................................................12

Figure 18. CML to HSTL...................................................................................................................13

Figure 19. HSTL to LVPECL Converter...........................................................................................13

Figure 20. HSTL to LVDS.................................................................................................................14

Figure 21. HSTL to CML Translator ................................................................................................14

Figure 22. HSTL to HSTL.................................................................................................................15

Tables

Table 1. Typical LVPECL, LVDS, HSTL, and CML Outputs..........................................................2

Table 2. Typical LVPECL, LVDS, CML, and HSTL Input Levels...................................................2

Table 3. Interface Table..................................................................................................................3

剩余15页未读，继续阅读

sfm1231

粉丝: 0
资源: 14

会员权益专享

逻辑电平转换方法及电路设计

评论0

会员权益专享

最新资源

逻辑电平转换方法及电路设计

评论0

低成本UART_I2C电平转换电路【遇见美好科学与技术工作室】

逻辑电平接口设计规范

数据转换/信号处理中的信号逻辑电平标准详解

高速低电源电压逻辑电平转换电路

3.3V与5V电平转换方法参考

树莓派中GPIO的输入输出电平转换原理

双向电平转换电路3.3v-5v

ttl电平转换3.3v 5v

讲解一下由三极管组成的串口通信电平转换电路的原理

5v转1.8v电平转换电路

讲解一下电平转换电路的原理

串口电平转换电路1.8转3.3v

OD门与OC门 逻辑电平的转换速率

ttl与cmos电路互相驱动时的电平转换

电平转换器5v和3.3v

stm32f103c8t6 5v转3.3v

利用PC机的USB口与MCU之间进行串行通信，为什么要进行电平转换？AHL-STM32L431开发板中是如何实现这种电平转换的？

stm32f103c8t6引脚输出5v

SN74HC245如何使用

利用PC机的USB口与MCU之间进行串行通信，为什么要进行电平转换？

会员权益专享

最新资源

OD门与OC门逻辑电平的转换速率