没有合适的资源?快使用搜索试试~ 我知道了~
首页vcs- dve -ug
资源详情
资源评论
资源推荐
2
Copyright Notice and Proprietary Information
Copyright © 2008 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary
information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and
may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may
be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise,
without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.
Right to Copy Documentation
The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only.
Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must
assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:
This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of
_________________________________ and its employees. This is copy number______.”
Destination Control Statement
All technical data contained in this publication is subject to the export control laws of the United States of America.
Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader’s responsibility to
determine the applicable regulations and to comply with them.
Disclaimer
SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH
REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
Registered Trademarks (®)
Synopsys, AMPS, Cadabra, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM,
HSPICE, iN-Phase, in-Sync, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler,
PrimeTime, SiVL, SNUG, SolvNet, System Compiler, TetraMAX, VCS, Vera, and YIELDirector are registered trademarks of
Synopsys, Inc.
Trademarks (™)
AFGen, Apollo, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, Columbia, Columbia-CE, Cosmos,
CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, DC Expert, DC Professional, DC Ultra, Design Analyzer,
Design Vision, DesignerHDL, Direct Silicon Access, Discovery, Encore, Galaxy, HANEX, HDL Compiler, Hercules,
Hierarchical Optimization Technology, HSIMplus, HSPICE-Link, iN-Tandem, i-Virtual Stepper, Jupiter, Jupiter-DP,
JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Magellan, Mars, Mars-Xtalk, Milkyway,
ModelSource, Module Compiler, Planet, Planet-PL, Polaris, Power Compiler, Raphael, Raphael-NES, Saturn, Scirocco, Scirocco-
i, Star-RCXT, Star-SimXT, Taurus, TSUPREM-4, VCS Express, VCSi, VHDL Compiler, VirSim, and VMC are trademarks of
Synopsys, Inc.
Service Marks (
SM
)
MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.
SystemC is a trademark of the Open SystemC Initiative and is used under license.
ARM and AMBA are registered trademarks of ARM Limited.
Saber is a registered trademark of SabreMark Limited Partnership and is used under license.
All other product or company names may be trademarks of their respective owners.
1
Contents
Contents
1. Getting Started
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
General Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
Enabling Debugging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
Compile-time Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3
Required Files . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4
Invoking DVE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5
Informational . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5
64-bit Platform Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5
Post Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5
Interactive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6
Scripts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7
DVE Log Files . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7
Running a Simulation from the Command Line. . . . . . . . . . . . . . . 1-8
VCS MX and VHDL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-8
Pure VHDL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-8
Mixed Simulation with Verilog on Top. . . . . . . . . . . . . . . . . . 1-8
Mixed Simulation with VHDL on Top . . . . . . . . . . . . . . . . . . 1-9
Methodology for Checkpoint Restore. . . . . . . . . . . . . . . . . . 1-9
2
Contents
Passing DVE Command Line Arguments from Simulator Runtime
Command Line . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-10
Arguments not Supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-12
Running a Simulation from the GUI. . . . . . . . . . . . . . . . . . . . . . . . 1-12
Starting an Interactive Session . . . . . . . . . . . . . . . . . . . . . . . . 1-12
Using the Console Pane . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-14
Loading VPD Files. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-15
Saving a Session or Layout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-15
Loading a Saved Session . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-17
Closing a Database. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-17
Exiting DVE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-18
2. Using the Graphical User Interface
Overview of DVE Window Configuration. . . . . . . . . . . . . . . . . . . . 2-2
Managing DVE Panes and Views . . . . . . . . . . . . . . . . . . . . . . . . . 2-4
Managing Target Views . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4
Docking and Undocking Views and Panes . . . . . . . . . . . . . . . 2-6
Dragging and Dropping Docked Windows . . . . . . . . . . . . . . 2-7
Using the Menu Bar and Toolbar. . . . . . . . . . . . . . . . . . . . . . . . . . 2-7
Setting the Simulation Time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8
Searching Instances of Signal. . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8
Using Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-10
Editing Preferences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-11
3. Using the Hierarchy and Data Panes
The Hierarchy Pane . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1
3
Contents
Scope Types and Icons . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-4
Navigating Open Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5
Filtering the Data in the Hierarchy Pane . . . . . . . . . . . . . . . 3-5
Expanding and Collapsing the Scope . . . . . . . . . . . . . . . . . . . 3-6
Rearranging Columns in the Hierarchy Pane . . . . . . . . . . . . . 3-6
Populating Other Views and Panes . . . . . . . . . . . . . . . . . . . . . 3-7
Displaying Variables in the Data Pane . . . . . . . . . . . . . . . . . 3-7
Dragging and Dropping Scopes . . . . . . . . . . . . . . . . . . . . . . 3-7
Using Context-Sensitive Menu. . . . . . . . . . . . . . . . . . . . . . . . . 3-9
Dumping Signal Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-10
Forcing Signal Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11
The Data Pane . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-14
Viewing Signals and Values. . . . . . . . . . . . . . . . . . . . . . . . . . . 3-14
Viewing Interfaces as Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-15
Viewing $unit Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-17
The Watch Pane . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-19
4. Using Source Views
Loading Source Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2
Loading a Source View from the Hierarchy Pane . . . . . . . . . . 4-2
Loading a Source view from the Assertion View . . . . . . . . . . . 4-3
Displaying Source Code from a File . . . . . . . . . . . . . . . . . . . . 4-4
Using the Mouse in the Source View. . . . . . . . . . . . . . . . . . . . . . . 4-5
Working with the Source Code . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-5
Expanding and Collapsing Source Code View . . . . . . . . . . . . 4-6
Editing Source Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-6
Selecting and Copying Text to the Clipboard. . . . . . . . . . . . . . 4-6
Navigating the Design from the Source View . . . . . . . . . . . . . . . . 4-7
剩余269页未读,继续阅读
yiloutingyu
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- 27页智慧街道信息化建设综合解决方案.pptx
- 计算机二级Ms-Office选择题汇总.doc
- 单链表的插入和删除实验报告 (2).docx
- 单链表的插入和删除实验报告.pdf
- 物联网智能终端项目设备管理方案.pdf
- 如何打造品牌的模式.doc
- 样式控制与页面布局.pdf
- 武汉理工Java实验报告(二).docx
- 2021线上新品消费趋势报告.pdf
- 第3章 Matlab中的矩阵及其运算.docx
- 基于Web的人力资源管理系统的必要性和可行性.doc
- 基于一阶倒立摆的matlab仿真实验.doc
- 速运公司物流管理模式研究教材
- 大数据与管理.pptx
- 单片机课程设计之步进电机.doc
- 大数据与数据挖掘.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论6