没有合适的资源?快使用搜索试试~ 我知道了~
首页LPDDR5-JEDEC标准
LPDDR5-JEDEC标准
4星 · 超过85%的资源 需积分: 38 390 下载量 31 浏览量
更新于2023-03-16
评论 23
收藏 30.76MB PDF 举报
LPDDR5的JEDEC标准和一些自己做的笔记,相关的感兴趣的同事应该能能够知道该资源
资源详情
资源评论
资源推荐
JEDEC
STANDARD
Low Power Double Data Rate 5
(LPDDR5)
JESD209-5
FEBRUARY 2019
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
Downloaded by kui sun (kui.sun@unisoc.com) on Feb 19, 2019, 10:55 pm PST
unisoc
NOTICE
JEDEC standards and publications contain material that has been prepared, reviewed, and approved
through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC
legal counsel.
JEDEC standards and publications are designed to serve the public interest through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and
improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the
proper product for use by those other than JEDEC members, whether the standard is to be used either
domestically or internationally.
JEDEC standards and publications are adopted without regard to whether or not their adoption may
involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to
any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or
publications.
The information included in JEDEC standards and publications represents a sound approach to product
specification and application, principally from the solid state device manufacturer viewpoint. Within the
JEDEC organization there are procedures whereby a JEDEC standard or publication may be further
processed and ultimately become an ANSI standard.
No claims to be in conformance with this standard may be made unless all requirements stated in the
standard are met.
Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should
be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents
for alternative contact information.
Published by
©JEDEC Solid State Technology Association 2019
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108
JEDEC retains the copyright on this material. By downloading this file the individual agrees not to
charge for or resell the resulting material.
PRICE: Contact JEDEC
Printed in the U.S.A.
All rights reserved
Downloaded by kui sun (kui.sun@unisoc.com) on Feb 19, 2019, 10:55 pm PST
unisoc
PLEASE!
DON’T VIOLATE
THE
LAW!
This document is copyrighted by JEDEC and may not be
reproduced without permission.
For information, contact:
JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
or refer to www.jedec.org under Standards-Documents/Copyright Information.
Downloaded by kui sun (kui.sun@unisoc.com) on Feb 19, 2019, 10:55 pm PST
unisoc
Downloaded by kui sun (kui.sun@unisoc.com) on Feb 19, 2019, 10:55 pm PST
unisoc
JEDEC Standard No. 209-5
-i-
Contents
1 Scope......................................................................................................................................... 1
2 Overview ................................................................................................................................... 2
2.1 Features ..................................................................................................................... 2
2.2 Functional Description .................................................................................................. 2
2.2.1 Pad Definition and Description ...................................................................................... 2
2.2.2 Pin per byte ................................................................................................................ 3
2.2.3 LPDDR5 Bank Architecture ........................................................................................... 4
2.2.3.1 Block diagram of bank configuration and Read operation outline ....................................... 5
2.2.3.1.1 4 Bank / 4 Bank Groups Configuration ............................................................................ 5
2.2.3.1.2 8 Bank Mode Configuration ........................................................................................... 6
2.2.3.1.3 16 Bank Mode Configuration ......................................................................................... 7
2.2.3.2 Address mapping ......................................................................................................... 7
2.2.3.3 Bank architecture transition ........................................................................................... 7
2.2.3.4 Burst Operation ........................................................................................................... 7
2.2.4 LPDDR5 SDRAM Addressing .......................................................................................13
2.2.5 Speed Grades ............................................................................................................19
2.2.6 Burst Sequence ..........................................................................................................20
3 WCK Clocking...........................................................................................................21
4 Initialization and Training ..........................................................................................24
4.1 Power-up, Initialization and Power-off Procedure ............................................................24
4.1.1 Voltage Ramp and Device Initialization ..........................................................................24
4.1.2 Reset Initialization with Stable Power ............................................................................28
4.1.3 Power-off Sequence ....................................................................................................28
4.1.4 Uncontrolled Power-off Sequence .................................................................................28
4.2 Training .....................................................................................................................29
4.2.1 ZQ Calibration ............................................................................................................29
4.2.1.1 Calibration .................................................................................................................29
4.2.1.1.1 Calibration During Powerup and Initialization..................................................................29
4.2.1.1.2 Background Calibration ...............................................................................................29
4.2.1.1.3 Latching ZQ Calibration Results in Background Calibration Mode .....................................30
4.2.1.1.4 Command-Based Calibration .......................................................................................31
4.2.1.1.5 Latching ZQ Calibration Results in Command-Based Calibration Mode .............................31
4.2.1.1.6 Maintaining Accurate Calibration - Background Calibration Mode ......................................32
4.2.1.1.7 Maintaining Accurate Calibration - Command-Based Calibration Mode ..............................32
4.2.1.1.8 Changing between Calibration Modes ...........................................................................33
4.2.1.1.8.1 Changing between Calibration Modes when DVFSQ is not active .....................................33
4.2.1.1.8.2 Changing between Calibration Modes when DVFSQ is active ..........................................34
4.2.1.2 ZQ Stop Functionality ..................................................................................................35
4.2.1.2.1 ZQ Resistor Sharing by Another Device(s) .....................................................................35
4.2.1.2.1.1 ZQ Resistor Sharing in Background Calibration Mode .....................................................35
4.2.1.2.1.2 ZQ Resistor Sharing in Command-Based Calibration Mode .............................................35
4.2.1.2.2 Stopping Background Calibration when DVFSQ is active .................................................35
4.2.1.2.3 Stopping Background Calibration when VDDQ is Powered Off .........................................36
4.2.1.3 ZQ Reset ...................................................................................................................37
4.2.1.4 Multi-die Package Considerations .................................................................................38
4.2.1.4.1 Other Considerations in Background Calibration Mode ....................................................38
4.2.1.5 Other Considerations in Command-Based Calibration Mode ............................................38
4.2.1.6 ZQ External Resistor, Tolerance, and Capacitive Loading ................................................38
Downloaded by kui sun (kui.sun@unisoc.com) on Feb 19, 2019, 10:55 pm PST
unisoc
剩余421页未读,继续阅读
Jack-Mai
- 粉丝: 113
- 资源: 11
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- 2023年中国辣条食品行业创新及消费需求洞察报告.pptx
- 2023年半导体行业20强品牌.pptx
- 2023年全球电力行业评论.pptx
- 2023年全球网络安全现状-劳动力资源和网络运营的全球发展新态势.pptx
- 毕业设计-基于单片机的液体密度检测系统设计.doc
- 家用清扫机器人设计.doc
- 基于VB+数据库SQL的教师信息管理系统设计与实现 计算机专业设计范文模板参考资料.pdf
- 官塘驿林场林防火(资源监管)“空天地人”四位一体监测系统方案.doc
- 基于专利语义表征的技术预见方法及其应用.docx
- 浅谈电子商务的现状及发展趋势学习总结.doc
- 基于单片机的智能仓库温湿度控制系统 (2).pdf
- 基于SSM框架知识产权管理系统 (2).pdf
- 9年终工作总结新年计划PPT模板.pptx
- Hytera海能达CH04L01 说明书.pdf
- 数据中心运维操作标准及流程.pdf
- 报告模板 -成本分析与报告培训之三.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论6