TTLCMOSPECLLVPECLLVDSHCSL信号电平及阻抗匹配标准.pdf_lvds转hcsl电平标准,电平匹配

需积分: 43 139 浏览量更新于2023-03-16 评论 10 收藏 363KB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源评论

资源推荐

Page 1

Application Note

Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com

Helping Customers Innovate, Improve & Grow

Signal Types and Terminations

Introduction.

CMOS, HCMOS, LVCMOS, Sinewave, Clipped Sinewave, TTL, PECL, LVPECL, LVDS, CML…Oscillators and frequency control devices

come with a range of dierent output buer types and each type has its own advantages and disadvantages. The aim of this

application note is to provide some background on each type and to provide advice on some approaches to terminating devices

with such outputs.

The need for properly understanding signal types and terminations.

Printed Circuit Board traces behave like transmission lines that can lter a clock signal, attenuating and distorting the clock signal

as it moves along the length of the trace. Higher frequency clock signals are more susceptible to attenuation, distortion, and noise,

however to improve jitter clock edges with higher slew rates are preferred, creating challenges to implementing a clock solution.

To correctly implement a high quality clock source the following should be considered:

Isolate clock sources from each other•

Utlilize proper grounding and power supply ltering •

Use short PCB traces for clock signals•

Place the device to be clocked as close to the clock as possible•

Ensure that the correct clock output type has been selected for your application.•

Ensure that output drivers are terminated correctly and impedance matching techniques are employed.•

The last two points are the subject of the application note. Reections and attenuation occur when the traces are not properly

terminated. Reections will increase jitter while attenuation can further degrade the clock waveform and overall performance.

Maintinaing signal integrity is paramount in realizing the performance of a low phase noise oscillator.

Single Ended Output Families

Sinewave and Clipped Sinewave

Sinewave outputs are the ‘natural’ output of a crystal oscillator circuit and usually they represent the maximum level of spectral

purity that one can expect from an oscillator. By denition a pure sine wave has only a single or fundamental frequency – and

with, in the ideal case, no harmonics present. There is no ‘standard’ output level associated with sinewave outputs as there is in the

case of the other output types, with the wave form of a sine input dened (for a given frequency) by the amplitude alone, usually

TTL

CMOS

(5V)

PECL

LVPECL

(3.3V)

LVDS

HCSL

0.4

2.4

4.5

0.5

4.0

3.3

2.4

1.7

1.4

1.0

0.75

Figure 1. Approximate voltage ranges spanned

by a number of common output types

本内容试读结束，登录后可阅读更多

下载后可阅读完整内容，剩余5页未读，立即下载

gaowance2118

粉丝: 4
资源: 12

会员权益专享

TTL CMOS PECL LVPECL LVDS HCSL信号电平及阻抗匹配标准.pdf

评论0

会员权益专享

最新资源

TTL CMOS PECL LVPECL LVDS HCSL信号电平及阻抗匹配标准.pdf

评论0

常用的电平标准.doc

SiT9102 LVPECL / HCSL / LVDS / CML 差分高速时钟

LVDS(低电压差分信号)原理简介

pecl电平匹配设计指南

pecl、lvds、cml

如果要设计一个数据速率10Gbps，共有64组这样的数据线，选择接口电平标准

elc817里有电阻吗

pecl: command not found

zsh: command not found: pecl

https://pecl.php.net/package/mongodb 页面，手动下载 MongoDB 扩展包的 tar.gz 文件。下载失败

docker php8 安装 RUN pear config-set php_ini /etc/php.ini \ && pecl install pdo_sqlsrv-5.9.0 \ 报make: *** [Makefile:209: pdo_dbh.lo] Error 1

sudo pecl install mongodb手动安装

No releases available for package "pecl.php.net/calendar" download failed

docker命令PECL

dockerfile 中php:5.6-fpm 通过pecl安装raudis如何配置？并且配置完 如何检查是否生效？如果不生效怎么排查

sclo-php70-php-pecl-redis

mac怎么下载swoole4.4.

dockerfile 中php中通过pecl安装radius 怎么配置

会员权益专享

最新资源

dockerfile 中php:5.6-fpm 通过pecl安装raudis如何配置？并且配置完如何检查是否生效？如果不生效怎么排查