DDR_PHY_Interface_Specification_v5_1.pdf

DRAM

5星 · 超过95%的资源需积分: 50 167 浏览量更新于2023-03-16 评论 2 收藏 1.4MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源评论

资源推荐

DDR PHY Interface, Version 5.1 1 of 163

Cadence Design Systems, Inc.

DFI

DDRPHYInterface

DFI 5.1 Specification

AY 21, 2021

2 of 163 DDR PHY Interface, Version 5.1

Cadence Design Systems, Inc.

Release Information

Rev # Date Change

1.0 30 Jan 2007 Initial Release

2.0 17 Jul 2007 Modifications/Additions for DDR3 Support

2.0 21 Nov 2007 Additional modifications/additions for DDR3 support. Added read and write leveling.

Changes approved by the Technical Committee for DDR3 support.

2.0 21 Dec 2007 Removed references to data eye training for PHY Evaluation mode, added a gate training-

specific mode signal, corrected references and clarified read training

2.0 11 Jan 2008 Modified wording; standardized notations in figures, clarified terminology for read and write

leveling.

2.0 26 Mar 2008 Added timing parameter t

rdlvl_en

and t

wrlvl_en

, signal dfi_rdlvl_edge.

2.1 2 Oct 2008 Added initial LPDDR2 support and corrected minor errors from 2.0 release.

2.1 24 Nov 2008 Added frequency change protocol, signal timing definitions, t

rdlvl_load

and t

wrlvl_load

timing

parameters and adjusted diagrams accordingly.

2.1 30 Jan 2009 Added DFI logo.

2.1 31 Mar 2009 Updated width of dfi_rdlvl_edge, corrected erroneous figures, updated t

rdlvl_en

and t

wrlvl_en

definitions.

2.1 20 May 2009 Added low power control interface, modified leveling request signal description to include

frequency change, added dfi_data_byte_disable signal and t

phy_wrdata

timing parameters.

Added DIMM support to the status interface and updated frequency ratios from an example to

a defined method. Updated frequency ratios information for new proposals, modified default

values and requirements for some training interface signals, incorporated LPDDR2 training

operations changes

2.1 22 Jun 2009 Expanded frequency ratio information to include vectored read data, expanded use of

dfi_init_start, added timing diagrams for 1:4 frequency ratio systems

2.1.1 23 Mar 2010 Added reference to the parity interface to the Overview. Changed dfi_parity_in signal to have

a phase index. Modified description of dfi_freq_ratio signal to make it optional except for

MCs/PHYs that support multiple frequency ratios. Expanded figure 32 into two figures to

represent odd and even timing parameters.

2.1.1 01 Apr 2010 Changed minimum value for t

lp_wakeup

2.1.1 20 Apr 2010 Corrected figure 3 timing violation. Corrected erroneous sentence for 2T timing. Corrected

figure 35 t

phy_wrlat

timing. Correct incorrect references to t

phy_wrlat

in frequency ratio read

examples.

2.1.1 27 May 2010 Added Figure 4 and text to explain differences between Figure 3 and 4.

2.1.1 09 Jun 2010 Modified text in dfi_init_start and surrounding figures 3 and 4 for more clarity.

3.0 21 May 2012 Added DDR4 DRAM support for: CRC, CA parity timing, CRC and CA parity errors, DBI,

leveling support, and CA modifications. Added DFI read data rotation clarification, read data

pointer resynchronization, independent timing of DFI read data valid per data slice, data path

chip select, error interface, and programmable parameters. Renamed PHY evaluation mode.

Removed MC evaluation mode and t

phy_wrdelay

timing parameter. Added support for refresh

during training, multiple CS training, enhancements to the update interface and the idle bus

definition

3.1 19 May 2012 Added support for LPDDR3. Enhanced the Low Power Control Interface to have separate

control and data requests. Added the PHY-Requested Training Interface to enable PHY-

independent training in non-DFI training mode.

-- 14 Nov 2013 Synchronized book files to 3.1 in advance of upcoming changes from JM.

DDR PHY Interface, Version 5.1 3 of 163

Cadence Design Systems, Inc.

-- 21 Nov 2013 Incorporated review corrections.

-- 21 Mar 2014 Incorporated committee comments, corrected erroneous cross references, fine-tuned

formatting, fine-tuned typographical items.

4.0 04 Aug 2017 Merged DFI 4.0 Spec Addendum to DFI 3.1. Added support for LPDDR4, DB training, per-

slice read leveling, DFI read/write chip select, write DQ training, PHY master interface,

frequency indicator, DFI disconnect protocol, DFI data bit disabling, slice parameter,

geardown mode, DFI feature and matrix topology matrix, 3D stack support and inactive CS

support. Also modified CA training, write leveling strobe and changed the DFI training to be

optional. Enhanced DFI read data eye training sequence, update interface for self-refresh exit

20 Jul 2017 Incorporated review changes from 4.0 Addendum merge.

5.0 27 Apr 2018 Corrected formatting, spelling and content errors from 4.0 version

5.1 26 Mar 2021 Incorporated new proposals for DFI 5.1, standardized look and feel of all figures, added new

signals and updated tables as a result.

Proprietary Notice

No part of this document may be copied or reproduced in any form or by any means without prior written consent of

Cadence.

Cadence makes no warranties with respect to this documentation and disclaims any implied warranties of

merchantability or fitness for a particular purpose. Information in this document is subject to change without notice.

Cadence assumes no responsibility for any errors that may appear in this document.

Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any

representations or warranties as to the completeness, accuracy, or usefulness of the information contained in this

document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does

Cadence assume any liability for damages or costs of any kind that may result from use of such information.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraphs (c)(1)(ii) of the

Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

Destination Control Statement

All technical data contained in this product is subject to the export control laws of the United States of America.

Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to

determine the applicable regulations and to comply with them.

Trademarks

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc.

All other products or brand names mentioned are trademarks or registered trademarks of their respective holders.

End User License Agreement2

1.Subject to the provisions of Clauses 2, 3, 4, 5 and 6, Cadence hereby grants to licensee ("Licensee") a perpetual,

nonexclusive, nontransferable, royalty free, worldwide copyright license to use and copy the DFI (DDR PHY Interface)

specification (the "DFI Specification") for the purpose of developing, having developed, manufacturing, having

manufactured, offering to sell, selling, supplying or otherwise distributing products which comply with the DFI

Specification.

2.THE DFI SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES EXPRESS, IMPLIED OR

STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY,

DDR PHY Interface, Version 5.1 5 of 163

Cadence Design Systems, Inc.

Contents

1.0 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

2.0 Architecture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

2.1 Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

2.2 Optional Protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

2.3 DFI Feature Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

2.3.1 Global Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

2.3.2 Memory Topology-Specific Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

2.3.3 DFI Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

2.4 Definition of a Slice . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

3.0 Interface Signal Groups . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

3.1 Command Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

3.1.1 Mapping the CA Bus to the dfi_address Bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

3.1.2 Clock Disabling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

3.1.3 Frequency Ratio Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

3.1.4 CRC and CA Parity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

3.1.5 2N Mode Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

3.2 Write Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.2.1 Write Data Mask/Write DBI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.2.2 Write Data Chip Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.2.3 Write Data CRC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

3.2.4 Frequency Ratio. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

3.2.5 Write Data Signals and Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

3.3 Read Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

3.3.1 Read DBI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

3.3.2 Read Data Chip Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

3.3.3 Read Data Valid . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

3.3.4 Frequency Ratio. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

剩余162页未读，继续阅读

cc1346878610

2022-10-25

内容比较全

Levanhit

粉丝: 0
资源: 1

会员权益专享

DDR_PHY_Interface_Specification_v5_1.pdf

评论1

会员权益专享

最新资源

DDR_PHY_Interface_Specification_v5_1.pdf

评论1

DDR_PHY_Interface_Specification_v5_0.pdf

DDR_PHY_Interface_Specification_v3_0.pdf

eetop.cn_DDR_PHY_Interface_Specification__v3_0.pdf

ddr_phy_interface_spec_v5_0.pdf

scf222_5g-fapi_phy_spi_specification.pdf

dwc_ddr4_ddr3_phy

ddrphy_interface_specification_v5_1

fixed_phy.c

MAX96712/中，mipi_phy9和mipi_ph10区别

rk3326 修改ddr驱动强度 代码案例

内核配置CONFIG_MOTORCOMM_PHY选择为M，编译出来的文件是什么形式在什么位置

LNB_PHY_ACCESS_CNF

dw_hdmi_update_phy_mask

undefined macro existsdwc_ddrphy_num_dbytes

dsi_phy_rstz

rk3326 修改ddr驱动强度 具体修改源码哪个地方 以及修改示例

用sql语句去写查询“生物”课程比“物理”课程成绩高的所有学生的学号

zynq中detect_phy

xilinx_axienet 41000000.ethernet:of_phy_connect()failed

会员权益专享

最新资源

rk3326 修改ddr驱动强度代码案例

rk3326 修改ddr驱动强度具体修改源码哪个地方以及修改示例