没有合适的资源?快使用搜索试试~ 我知道了~
首页Amlogic 晶晨半导体手册S805.pdf
Amlogic 晶晨半导体手册S805.pdf
需积分: 35 1.9k 浏览量
更新于2023-03-16
评论 3
收藏 981KB PDF 举报
AMlogic晶晨半导体的S805手册,广泛用在小米电视盒子里面以及各种网关产品中。
资源详情
资源评论
资源推荐

S805
Quick Reference Manual
Revision 0.7
AMLOGIC, Inc. Proprietary 1/32
S805
Quick Reference Manual
Revision: 0.7
Release date: 2/12/2015
Amlogic, Inc.

S805 Quick Reference Manual
Revision 0.7
AMLOGIC, Inc. Proprietary
2/32
COPYRIGHT
© 2014 Amlogic, Inc.
All rights reserved. No part of this document may be reproduced. Transmitted, transcribed, or translated into any language in
any form or by any means with the written permission of Amlogic, Inc.
TRADEMARKS
AMLOGIC is a trademark of Amlogic, Inc. All other trademarks and registered trademarks are property of their respective
companies.
DISCLAIMER
Amlogic Inc. may make improvements and/or changes in this document or in the product described in this document at any
time.
This product is not intended for use in medical, life saving, or life sustaining applications.
Circuit diagrams and other information relating to products of Amlogic Inc. are included as a means or illustrating typical
applications. Consequently, complete information sufficient for production design is not necessarily given. Amlogic makes no
representations or warranties with respect to the accuracy or completeness of the contents presented in this document.
REVISION HISTORY
Revision
Number
Revision Date
Changes
0.1
2014/3/7
Initial draft
0.2
2014/3/31
Update chip mechanical dimensions
0.3
2014/4/28
Update operation condition and power on sequence
0.4
2014/5/9
Add thermal operation spec and notes on USB VBUS voltage; Correct Ethernet
RMII RXD[0] and RXD[1] error; Correct M8baby H.264 profile; Update power on
sequence;
0.5
2014/7/7
Correct Ethernet RMII RXD[2] and RXD[3] error;
0.6
2014/9/2
Update operating conditions
0.7
2015/2/2
Update operation conditions and GPIO driving capability
CONTACT INFORMATION
Amlogic, Inc.
2518 Mission College Blvd, Ste 120
Santa Clara, CA 95054
U.S.A.
www.amlogic.com

S805
Quick Reference Manual
Revision 0.7
AMLOGIC, Inc. Proprietary 4/32
1. General Description
S805 is an advanced application processor designed for Set Top Box(STB) and high-end media player applications. It integrates
a powerful CPU/GPU subsystem, and a secured FHD video CODEC engine with all major peripherals to form the ultimate low
power multimedia AP.
The main system CPU is a quad-core ARM Cortex-A5 CPU with 32KB L1 instruction and 32KB data cache for each core and a
large 512KB L2 unified cache to improve system performance. In addition, the Cortex-A5 CPU includes the NEON SIMD co-
processor to improve software media processing capability. The quad core ARM Cortex-A5 CPU can run up to 1.5GHz and has
a wide bus connecting to the memory sub-system.
The graphic subsystem consists of four graphic engines and a flexible video/graphic output pipeline. The four core ARM Mali-
450 GPU including dual geometry processors (GP) and dual pixel processors (PP) handles all the OpenGL ES 1.1/2.0 and OpenVG
graphics programs, while the 2.5D graphics processor handles additional scaling, alpha, rotation and color space conversion
operations. The video output pipeline can perform advanced image correction and enhancements. Together, the CPU and GPU
handle all operating system, networking, user-interface and gaming related tasks.
One additional processor offload the Cortex-A5 CPUs by handling all the video CODEC processing – Amlogic Video Engine (AVE)
including dedicated hardware video decoder and encoder. AVE is capable of decoding 1080p resolution video with complete
Trusted Video Path (TVP) for secure applications and supports full formats including MVC, MPEG-1/2/4, VC-1/WMV, AVS,
RealVideo, MJPEG streams, H.264, H265 and also JPEG pictures with no size limitation. The independent encoder is able to
encode in JPEG and H.264 up to 1080p at 30fps.
S805 integrates all standard audio/video input/output interfaces including an HDMI1.4b transmitter with 3D support, CEC and
HDCP, a CVBS output, I2S and SPDIF digital audio input/output interfaces and a PCM audio interface.
S805 also integrates a set of functional blocks for digital TV broadcasting streams. The built-in three demux can process the TV
streams from the serial transport stream input interface, which can connect to external tuner/demodulator. An ISO7816 smart
card interface and a crypto-processor built in to help handling encrypted traffic and media streams.
The processor has rich advanced network and peripheral interfaces, including a Gigabit Ethernet MAC with RMII/RGMII
interface, dual USB 2.0 high-speed ports (one OTG and one HOST), three SDIOs with multi-standard memory card controller,
five UART interfaces, five I2C interfaces, one high-speed SPI interface and five PWMs.
Standard development environment utilizing GNU/GCC Android tool chain is supported. Please contact your AMLOGIC sales
representative for more information.

S805 Quick Reference Manual
Revision 0.7
AMLOGIC, Inc. Proprietary
5/32
2. Features Summary
S805
Memory Interface System Interface
Video Output Unit
De-interlacer
Scalar
Enhancement
HDMI
Core and Fabric
TrustZone Security
Video Engine
(AVE)
Input/Output Interfaces
USB OTG USB Host SDIO
I2C
x5
UART
x5
SPI
PWM
x5
SAR ADC
x2
SDXC/
SDHC/
SD
512KB L2 Cache
Cortex-A5
32KB I/D-Cache
NEON/VFP
Cortex-A5
32KB I/D-Cache
NEON/VFP
Cortex-A5
32KB I/D-Cache
NEON/VFP
Cortex-A5
32KB I/D-Cache
NEON/VFP
MMU
Audio Output Unit
Audio I/F
HDMI
SPDIF
I2S Strereo
PCM
IR
Rx & Tx
PLLs PMU JTAG
RTC
Temp
Sensor
PerfMon
Video Input Unit
TS Input Demux
Audio Input Unit
Audio I/F
I2S Stereo
PCM
DDR3/3L & LPDDR2/3
Memory Controller
NAND/eMMC/iNAND/
tSD Flash Controller
SPI NOR
Flash Controller
160KB L2 Cache
Mali-450
GP
Mali-450
GP
Mali-450
PP
Mali-450
PP
MMU
2.5D Graphic
Processing
Crypto
Engine
Secured NV
storage
Power
Management
Processor
Giga
Ethernet
MAC
ISO7816
CVBS
CPU Sub-system
Quad core ARM Cortex-A5 CPU up to 1.5GHz (DVFS)
ARMv7 instruction set, power efficient architecture
32KB instruction cache and 32KB data cache
512KB Unified L2 cache
Advanced NEON and VFP co-processor
Advanced TrustZone security system
Application based traffic optimization using internal QoS-based switching fabrics
3D Graphics Processing Unit
Quad-core ARM Mali-450 GPU up to 600MHz+ (DVFS)
Dual Geometry Processors with 32KB L2 cache
Dual Pixel Processors with 128KB L2 caches
Concurrent multi-core processing
1200Mpix/sec and 132Mtri/sec
Full scene over-sampled 4X anti-aliasing engine with no additional bandwidth usage
OpenGL ES 1.1/2.0 and OpenVG 1.1 support
剩余31页未读,继续阅读














安全验证
文档复制为VIP权益,开通VIP直接复制

评论0