以太网PHY芯片STE100P手册

需积分: 34 334 浏览量更新于2023-05-28 评论收藏 342KB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源评论

资源推荐

1/31

STE100P

February 2006

1 DESCRIPTION

The STE100P, also referred to as STEPHY1, is a

high performance Fast Ethernet physical layer in-

terface for 10Base-T and 100Base-TX applica-

tions.

It was designed with advanced CMOS technology

to provide a Media Independent Interface (MII) for

easy attachment to 10/100 Media Access Control-

lers (MAC) and a physical media interface for

100Base-TX of IEEE802.3u and 10Base-T of

IEEE802.3.

The STEPHY1 supports both half-duplex and full-

duplex operation, at 10 and 100 Mbps operation.

Its operating mode can be set using auto-negotia-

tion, parallel detection or manual control. It also al-

lows for the support of auto-negotiation functions

for speed and duplex detection.

2FEATURES

2.1 Industry standard

■ IEEE802.3u 100Base-TX and IEEE802.3

10Base-T compliant

■ Support for IEEE802.3x flow control

■ IEEE802.3u Auto-Negotiation support for

10Base-T and 100Base-TX

■ MII interface

■ Standard CSMA/CD or full duplex operation

supported

■ Industrial temperature compliant

10/100 FAST ETHERNET 3.3V TRANSCEIVER

Figure 2. Block Diagram

NRZ To Manchester

Encoder

MII

Interface / Controller

10 TX

Filter

TRANSMITTER

10/100

Scrambler

Auto

Negotiation

4B/5B

NRZ To NRZI

Encoder

Link Pulse

Generator

Binary To MLT3

Encoder

RECEIVER

10/100

Parallel to

Serial

Descrambler

Code Align

4B/5B

NRZI To NRZ

Decoder

Serial to

Parallel

NRZ To Manchester

Encoder

Link Pulse

Detector

SMART

Squelch

10 TX Filter

Clock Recovery

Clock

Generation

System

Clock

Adaptive

Equalization

BaseLine

Wander

Binary To MLT3

Decoder

Clock Recovery

REGISTERS

HW Config

Power Down

LEDS

RX Channel

TX Channel

TXP

TXN

RXP

RXN

MDC

MDIO

RXD[3:0]

RX_ER

RX_DV

RX_CLK

TX_CLK

TXD[3:0]

TX_ER

TX_EN

LEDS

configuration

pins

Serial Management

10Mb/s

100Mb/s

10Mb/s

Loopback

Rev. 19

gure 1.

age

Table 1. Order Codes

(*) ECOPACK® (see

Section 9

)

Part Number Package

STE100P TQFP64

E-STE100P

(*)

TQFP64

TQFP64 (10x10x1.40mm)

STE100P

4/31

52 tx_er I Transmit Coding Error. The MAC asserts this input when an error has occurred

in the transmit data stream. When the STE100P is operating at 100 Mbps, the

STE100P responds by sending invalid code symbols on the line. In Symbol (5B)

Mode this pin functions as txd4.

rxd4

rxd3

rxd2

rxd1

rxd0

O Receive Data. The STE100P drives received data on these outputs, synchro-

nous to rx_clk.

rxd4 is driven only in Symbol (5B) Mode.

48 rx_dv O Receive Data Valid. The STE100P asserts This signal when it drives valid data

on rxd. This output is synchronous to rx_clk.

51 rx_er O Receive Error. The STE100P asserts this output when it receives invalid sym-

bols from the network. This signal is synchronous to rx_clk. In Symbol (5B) Mode

this pin functions as rxd4.

49 rx_clk O Receive Clock. This continuous clock provides reference for rxd, rx_dv, and

rx_er signals. Refer to the Clock Requirements discussion in the Functional

Description section.

25 MHz for 100 Mbps operation.

2.5 MHz for 10 Mbps operation.

59 col O Collision Detected. The STE100P asserts this output when detecting a collision.

This output remains High for the duration of the collision. This signal is asynchro-

nous and inactive during full-duplex operation.

60 crs O Carrier Sense. During half-duplex operation (PR0:8=0), the STE100P asserts

this output when either transmit or receive medium is non idle. During full duplex

operation (PR0:8=1), crs is asserted only when the receive medium is non-idle.

MII Control Interface

42 mdc I Management Data Clock. Clock for the mdio serial data channel. Maximum

frequency is 2.5 MHz.

41 mdio I/O Management Data Input/Output, Bi-directional serial data channel for PHY

communication.

61 mdint OD Management Data Interrupt. When any bit in PR18 = 1, an active High output

on this pin indicates status change in the corresponding bits in PR17.

Interrupt is cleared by reading Register PR17. Requires MDC edge to output.

Physical (Twisted Pair) Interface

12 x1 I 25 MHz reference clock input. When an external 25 MHz crystal is used, this pin

will be connected to one terminal of it. If an external 25 MHz clock source of

oscillator is used, then this pin will be the input pin of it.

11 x2 O 25 MHz reference clock output. When an external 25MHz crystal is used, this pin

will be connected to another terminal of if. If an external clock source is used,

then this pin should be left open.

txp

txn

O The differential Transmit outputs of 100Base-TX or 10Base-T, these pins directly

output to the transformer.

rxp

rxn

I The differential Receive inputs of 100Base-TX or 10Base-T, these pins directly

input from the transformer.

Table 2. Pin Description (continued)

Pin No. Name Type Description

5/31

STE100P

15 iref O Reference Resistor connecting pin for reference current, directly connect a 5KΩ ±

1% resistor to Vss.

38 ledr10 I/O LED display for 10Ms/s link status. This pin will be driven on continually when

10Mb/s network operating speed is detected.

The pull-up/pull-down status of this pin is latched into the PR20 bit 7 during

power up/reset.

37 ledtr LED display for Tx/Rx Activity status. This pin will be driven on at a 10 Hz blinking

frequency when either effective receiving or transmitting is detected.

The status of this pin is latched into the PR20 bit 6 during power up/reset.

36 ledl I/O LED display for Link Status. Blinks when there is TX or RX activity. This pin will be

driven on continually when a good Link test is detected.

The status of this pin is latched into the PR20 bit 5 during power up/reset.

35 ledc I/O LED display for Full Duplex or Collision status. This pin will be driven on

continually when a full duplex configuration is detected. This pin will be driven on

at a 20 Hz blinking frequency when a collision status is detected in the half duplex

configuration.

The status of this pin is latched into the PR20 bit 4 during power up/reset.

34 leds I/O LED display for 100Ms/s link status. This pin will be driven on continually when

100Mb/s network operating speed is detected.

The status of this pin is latched into the PR20 bit 3 during power up/reset.

64 cfg0 I Configuration Control 0.

When A/N is enabled, cfg0 determines operating mode advertisement

capabilities in combination with cfg1 when mf0/ PR0:12 =1. (See Table 2)

When A/N is disabled, cfg1 disables mlt3 and directly affects PR19:0

When cfg0 is Low, mlt3 encoder/decoder is enabled and PR19:1 =0.

When cfg0 is High, mlt3 encoder/decoder is bypassed and PR19:1 = 1.

63 cfg1 I Configuration Control 1.

When A/N is enabled, cfg1 determines operating mode advertisement

capabilities in combination with cfg1 when mf0/ PR0:12 =1. (See Table 2)

When A/N is disabled, CFG1 enables Loopback mode and directly affects PR0

bit 14.

When cfg1 is Low, Loopback mode is disabled and PR0:14 = 0.

When cfg1 is High, Loopback mode is enabled and PR0:14 = 1.

28 reset I Reset (Active-Low). This input must be held low for a minimum of 1 ms to reset

the STE100P. During Power-up, the STE100P will be reset regardless of the state

of this pin, and this reset will not be complete until after >1ms.

29 rip O Reset In Progress. This output is used to indicate when the device has

completed power-up/reset and the registers and functions can be accessed.

When rip is High, power-up/reset has been successful and the device can be

used normally

When rip is Low, device reset is not complete.

8, 30,31,

nc nc (No Connection)

26, 33 test,

test_se

Test pins. Should be tied to ground for normal operation

27 pwrdwn I Power Down. When High, forces STE100P into Power Down mode. This pin is

OR’ed with the Power Down bit (PR0:11). During the Power Down mode, txp/txn

outputs and all LED outputs are 3-stated, and the MII interface is isolated.

Table 2. Pin Description (continued)

Pin No. Name Type Description

剩余30页未读，继续阅读

zoogar

粉丝: 36
资源: 18

会员权益专享

以太网PHY芯片STE100P手册

评论0

会员权益专享

最新资源

以太网PHY芯片STE100P手册

评论0

以太网PHY芯片DM9161AEP手册

通信与网络中的RMII模式以太网PHY芯片DP83848C的应用

RMII模式以太网PHY芯片DP83848C的应用

我想了解电流型以太网phy和电压型以太网phy的区别

STM32F407ZGT6的以太网MAC控制器怎么和PHY芯片连接？起来？

rtl8211f phy芯片原理图

【程序】STM32F107VC单片机驱动DP83848以太网PHY芯片，移植lwip 2.1.2协议栈，并加入网线热插拔检测的功能（HAL库）

单片机连接以太网芯片CH395技术手册.PDF

资料齐全的国产PHY芯片

网卡速率是由phy芯片决定还是mac芯片决定

MAC地址与PHY芯片的关系

stm32 以太网芯片初始化流程

88E1111-datasheet-使用手册-数据手册

imx6ull 支持ar8032

在linux中读写网口PHY芯片寄存器

pcie3.0 phy手册

hi3531d pcie phy

服务器软硬件防护措施.doc

服务器维护制度(1).docx

会员权益专享

最新资源