没有合适的资源?快使用搜索试试~ 我知道了~
首页mipi_dsi_specification_v1-2013
mipi_dsi_specification_v1-2013
5星 · 超过95%的资源 需积分: 17 28 下载量 183 浏览量
更新于2023-03-16
评论 1
收藏 872KB PDF 举报
mipi_dsi_specification_v1_v2013 mipi_dsi_specification_v1_v2013
资源详情
资源评论
资源推荐
Copyright © 2005-2013 MIPI Alliance, Inc.
All rights reserved.
Confidential
DRAFT Specification for
Display Serial Interface (DSI)
Version 1.2
Revision 04
20 November
2013
Further technical changes to this document are expected as work continues in the Display Working
Group.
Version 1.2 r04 20-Nov-2013 DRAFT Specification for DSI
Copyright © 2005-2013 MIPI Alliance, Inc.
All rights reserved.
Confidential
ii
NOTICE OF DISCLAIMER
The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled
by any of the authors or developers of this material or MIPI
®
. The material contained herein is provided on
an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS
AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all
other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if
any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of
accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of
negligence.
All materials contained herein are protected by copyright laws, and may not be reproduced, republished,
distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express
prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related
trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and
cannot be used without its express prior written permission.
ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET
POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD
TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY
AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR
MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS
OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,
CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY
OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
DAMAGES.
Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
with the contents of this Document. The use or implementation of the contents of this Document may
involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents,
patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
IPR or claims of IPR as respects the contents of this Document or otherwise.
Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:
MIPI Alliance, Inc.
c/o IEEE-ISTO
445 Hoes Lane
Piscataway, NJ 08854
Attn: Board Secretary
Version 1.2 r04 20-Nov-2013 DRAFT Specification for DSI
Copyright © 2005-2013 MIPI Alliance, Inc.
All rights reserved.
Confidential
iii
Contents 1
Contents ......................................................................................................................................................... iii
2
Figures ......................................................................................................................................................... viii
3
Tables .............................................................................................................................................................. x
4
Release History ............................................................................................................................................... xi
5
Development History.................................................................................................................................... xii
6
1
Overview ................................................................................................................................................. 1 7
1.1
Scope ............................................................................................................................................... 1 8
1.2
Purpose ............................................................................................................................................ 1 9
2
Terminology (informative) ...................................................................................................................... 2 10
2.1
Definitions ....................................................................................................................................... 2 11
2.2
Abbreviations .................................................................................................................................. 4 12
2.3
Acronyms ........................................................................................................................................ 4 13
3
References ............................................................................................................................................... 7 14
3.1
Display Bus Interface Standard for Parallel Signaling (DBI-2) ...................................................... 7 15
3.2
Display Pixel Interface Standard for Parallel Signaling (DPI-2) ..................................................... 8 16
3.3
MIPI Alliance Specification for Display Command Set (DCS) ...................................................... 8 17
3.4
MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2)....................................................... 8 18
3.5
MIPI Alliance Specification for D-PHY (D-PHY) .......................................................................... 8 19
3.6
MIPI Alliance Specification for Stereoscopic Display Formats (SDF) ........................................... 9 20
4
DSI Introduction .................................................................................................................................... 10 21
4.1
DSI Layer Definitions ................................................................................................................... 11 22
4.2
Command and Video Modes ......................................................................................................... 12 23
4.2.1
Command Mode .................................................................................................................... 12 24
4.2.2
Video Mode Operation .......................................................................................................... 12 25
4.2.3
Virtual Channel Capability .................................................................................................... 12 26
5
DSI Physical Layer ................................................................................................................................ 14 27
5.1
Data Flow Control ......................................................................................................................... 14 28
5.2
Bidirectionality and Low Power Signaling Policy ........................................................................ 14 29
5.3
Command Mode Interfaces ........................................................................................................... 15 30
5.4
Video Mode Interfaces .................................................................................................................. 15 31
5.5
Bidirectional Control Mechanism ................................................................................................. 15 32
5.6
Clock Management ........................................................................................................................ 16 33
5.6.1
Clock Requirements .............................................................................................................. 16 34
5.6.2
Clock Power and Timing ....................................................................................................... 16 35
5.7
System Power-Up and Initialization .............................................................................................. 17 36
Version 1.2 r04 20-Nov-2013 DRAFT Specification for DSI
Copyright © 2005-2013 MIPI Alliance, Inc.
All rights reserved.
Confidential
iv
6
Multi-Lane Distribution and Merging ................................................................................................... 19 37
6.1
Multi-Lane Interoperability and Lane-number Mismatch ............................................................. 20 38
6.1.1
Clock Considerations with Multi-Lane .................................................................................. 21 39
6.1.2
Bidirectionality and Multi-Lane Capability ........................................................................... 21 40
6.1.3
SoT and EoT in Multi-Lane Configurations .......................................................................... 21 41
7
Low-Level Protocol Errors and Contention .......................................................................................... 24 42
7.1
Low-Level Protocol Errors ............................................................................................................ 24 43
7.1.1
SoT Error ............................................................................................................................... 24 44
7.1.2
SoT Sync Error ...................................................................................................................... 25 45
7.1.3
EoT Sync Error ...................................................................................................................... 25 46
7.1.4
Escape Mode Entry Command Error ..................................................................................... 26 47
7.1.5
LP Transmission Sync Error .................................................................................................. 26 48
7.1.6
False Control Error ................................................................................................................ 26 49
7.2
Contention Detection and Recovery .............................................................................................. 27 50
7.2.1
Contention Detection in LP Mode ......................................................................................... 27 51
7.2.2
Contention Recovery Using Timers ...................................................................................... 27 52
7.3
Additional Timers .......................................................................................................................... 29 53
7.3.1
Turnaround Acknowledge Timeout (TA_TO) ....................................................................... 29 54
7.3.2
Peripheral Reset Timeout (PR_TO) ....................................................................................... 30 55
7.3.3
Peripheral Response Timeout (PRESP_TO) ......................................................................... 30 56
7.4
Acknowledge and Error Reporting Mechanism ............................................................................ 31 57
8
DSI Protocol .......................................................................................................................................... 32 58
8.1 Multiple Packets per Transmission ................................................................................................ 32 59
8.2
Packet Composition ....................................................................................................................... 33 60
8.3
Endian Policy ................................................................................................................................ 34 61
8.4
General Packet Structure ............................................................................................................... 34 62
8.4.1
Long Packet Format ............................................................................................................... 34 63
8.4.2
Short Packet Format .............................................................................................................. 36 64
8.5
Common Packet Elements ............................................................................................................. 36 65
8.5.1
Data Identifier Byte ............................................................................................................... 36 66
8.5.2
Error Correction Code ........................................................................................................... 37 67
8.6
Interleaved Data Streams ............................................................................................................... 37 68
8.6.1
Interleaved Data Streams and Bidirectionality ...................................................................... 38 69
8.7
Processor to Peripheral Direction (Processor-Sourced) Packet Data Types .................................. 38 70
8.7.1
Processor-sourced Data Type Summary ................................................................................ 38 71
8.7.2
Frame Synchronized Transactions ......................................................................................... 39 72
8.8
Processor-to-Peripheral Transactions – Detailed Format Description ........................................... 41 73
Version 1.2 r04 20-Nov-2013 DRAFT Specification for DSI
Copyright © 2005-2013 MIPI Alliance, Inc.
All rights reserved.
Confidential
v
8.8.1
Sync Event (H Start, H End, V Start, V End), Data Type = XX 0001 (0xX1) ...................... 41 74
8.8.2
EoTp, Data Type = 00 1000 (0x08) ....................................................................................... 42 75
8.8.3
Color Mode Off Command, Data Type = 00 0010 (0x02) .................................................... 43 76
8.8.4
Color Mode On Command, Data Type = 01 0010 (0x12) ..................................................... 43 77
8.8.5
Shutdown Peripheral Command, Data Type = 10 0010 (0x22) ............................................. 43 78
8.8.6
Turn On Peripheral Command, Data Type = 11 0010 (0x32) ............................................... 43 79
8.8.7
Generic Short WRITE Packet with 0, 1, or 2 parameters, Data Types = 00 0011 (0x03), 01 80
0011 (0x13), 10 0011 (0x23), Respectively .......................................................................................... 44
81
8.8.8
Generic READ Request with 0, 1, or 2 Parameters, Data Types = 00 0100 (0x04), 01 0100 82
(0x14), 10 0100(0x24), Respectively .................................................................................................... 44
83
8.8.9
DCS Commands .................................................................................................................... 44 84
8.8.10
Set Maximum Return Packet Size, Data Type = 11 0111 (0x37) .......................................... 45 85
8.8.11
Null Packet (Long), Data Type = 00 1001 (0x09) ................................................................. 46 86
8.8.12
Blanking Packet (Long), Data Type = 01 1001 (0x19).......................................................... 46 87
8.8.13
Generic Long Write, Data Type = 10 1001 (0x29) ................................................................ 46 88
8.8.14
Loosely Packed Pixel Stream, 20-bit YCbCr 4:2:2 Format, Data Type = 00 1100 (0x0C) ... 46 89
8.8.15
Packed Pixel Stream, 24-bit YCbCr 4:2:2 Format, Data Type = 01 1100 (0x1C) ................. 47 90
8.8.16
Packed Pixel Stream, 16-bit YCbCr 4:2:2 Format, Data Type = 10 1100 (0x2C) ................. 48 91
8.8.17
Packed Pixel Stream, 30-bit Format, Long Packet, Data Type = 00 1101 (0x0D) ................ 49 92
8.8.18
Packed Pixel Stream, 36-bit Format, Long Packet, Data Type = 01 1101 (0x1D) ................ 50 93
8.8.19
Packed Pixel Stream, 12-bit YCbCr 4:2:0 Format, Data Type = 11 1101 (0x3D) ................ 51 94
8.8.20
Packed Pixel Stream, 16-bit Format, Long Packet, Data Type 00 1110 (0x0E) .................... 52 95
8.8.21
Packed Pixel Stream, 18-bit Format, Long Packet, Data Type = 01 1110 (0x1E)................. 53 96
8.8.22
Pixel Stream, 18-bit Format in Three Bytes, Long Packet, Data Type = 10 1110 (0x2E) ..... 54 97
8.8.23
Packed Pixel Stream, 24-bit Format, Long Packet, Data Type = 11 1110 (0x3E)................. 55 98
8.8.24 Compressed Image Packet = 00 1011 (0x0B) ........................................................................ 56 99
8.8.25
Compression Mode Command, Data Type = 00 0111 (0x07) ............................................... 57 100
8.8.26
Picture Parameter Set (0x0A) ................................................................................................ 58 101
8.8.27
Execute Queue (0x16) ........................................................................................................... 58 102
8.8.28
DO NOT USE and Reserved Data Types .............................................................................. 59 103
8.9
Peripheral-to-Processor (Reverse Direction) LP Transmissions ................................................... 59 104
8.9.1
Packet Structure for Peripheral-to-Processor LP Transmissions ........................................... 59 105
8.9.2
System Requirements for ECC and Checksum and Packet Format ....................................... 60 106
8.9.3
Appropriate Responses to Commands and ACK Requests.................................................... 61 107
8.9.4
Format of Acknowledge and Error Report and Read Response Data Types ......................... 62 108
8.9.5
Error Reporting Format ......................................................................................................... 62 109
8.10
Peripheral-to-Processor Transactions – Detailed Format Description ........................................... 64 110
8.10.1
Acknowledge and Error Report, Data Type 00 0010 (0x02) ................................................. 65 111
剩余106页未读,继续阅读
huyw1800
- 粉丝: 0
- 资源: 8
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- zigbee-cluster-library-specification
- JSBSim Reference Manual
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论1