没有合适的资源?快使用搜索试试~ 我知道了~
首页DSP Builder Handbook.pdf
资源详情
资源评论
资源推荐

101 Innovation Drive
San Jose, CA 95134
www.altera.com
HB_DSPB_INTRO-4.0
Volume 1: Introduction to DSP Builder
DSP Builder Handbook
Document last updated for Altera Complete Design Suite version:
Document publication date:
13.1
November 2013
Feedback Subscribe
DSP Builder Handbook Volume 1: Introduction to DSP
Builder

© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
November 2013 Altera Corporation DSP Builder Handbook
Volume 1: Introduction to DSP Builder
ISO
9001:2008
Registered

November 2013 Altera Corporation DSP Builder Handbook
Volume 1: Introduction to DSP Builder
Contents
Chapter 1. Introducing DSP Design
DSP Systems in FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–1
FPGA Architecture Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–1
Software Design Flow with DSP Processors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–3
DSP Design Flow in FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–3
Software Flow in FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–5
Software with Hardware Acceleration Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–5
Hardware Design Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–5
Chapter 2. Introducing DSP Builder
Advanced and Standard Blocksets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1
Advanced Blockset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–2
Standard Blockset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–2
Tool Integration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3
Simulink . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3
ModelSim . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3
Quartus II Software . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3
Qsys . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3
Chapter 3. Installing DSP Builder
System Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–1
Obtaining and Installing DSP Builder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–2
DSP Builder Start Up Dependencies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–4
Licensing DSP Builder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–4
Upgrading from Earlier Versions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–4
Additional Information
Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Info–1
How to Contact Altera . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Info–1
Typographic Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Info–2

iv Contents
DSP Builder Handbook November 2013 Altera Corporation
Volume 1: Introduction to DSP Builder

November 2013 Altera Corporation DSP Builder Handbook
Volume 1: Introduction to DSP Builder
1. Introducing DSP Design
This chapter introduces DSP Builder for implementing digital signal processing (DSP)
designs on Altera
FPGAs.
DSP Systems in FPGAs
The DSP market includes the following rapidly evolving applications, which cover a
broad spectrum of performance and cost requirements:
■ 3G wireless
■ Voice over Internet protocol (VoIP)
■ Multimedia systems
■ Radar and satellite systems
■ Medical systems
■ Image-processing applications
■ Consumer electronics.
Specialized DSP processors can implement many of these applications. Although
these DSP processors are programmable through software, their hardware
architecture is not flexible. Therefore, fixed hardware architecture such as bus
performance bottlenecks, a fixed number of multiply accumulate (MAC) blocks, fixed
memory, fixed hardware accelerator blocks, and fixed data widths limit DSP
processors. The DSP processor’s fixed hardware architecture is not suitable for some
applications that require customized DSP function implementations.
FPGAs provide a reconfigurable solution for implementing DSP applications, higher
DSP throughput, and more raw data processing power than DSP processors. Because
you can reconfigure FPGAs, they offer complete hardware customization while
implementing various DSP applications. You can customize the architecture, bus
structure, memory, hardware accelerator blocks, and the number of MAC blocks in an
FPGA system.
FPGA Architecture Features
You can configure FPGAs to operate in different modes corresponding to a required
functionality. You can use a suitable hardware description language (HDL) such as
VHDL or Verilog HDL to implement any hardware design. Thus, the same FPGA can
implement a DSL router, a DSL modem, a JPEG encoder, a digital broadcast system, or
a backplane switch fabric interface.
High-density FPGAs incorporate embedded silicon features that can implement
complete systems inside an FPGA, creating a system on a programmable chip (SOPC)
implementation. Embedded silicon features such as embedded memory, DSP blocks,
and embedded processors are ideally suited for implementing DSP functions such as
finite impulse response (FIR) filters, fast Fourier transforms (FFTs), correlators,
equalizers, encoders, and decoders.
剩余809页未读,继续阅读















安全验证
文档复制为VIP权益,开通VIP直接复制

评论1