没有合适的资源?快使用搜索试试~ 我知道了~
首页PHY_Interface_for_the_PCI_Express_Architecture
PHY_Interface_for_the_PCI_Express_Architecture
需积分: 17 40 下载量 36 浏览量
更新于2023-03-16
评论 2
收藏 254KB PDF 举报
深入理解PCIE的必备文档.该文档详细讲解了PCIE物理层的架构与细节。
资源详情
资源评论
资源推荐
PHY Interface
for the
PCI Express
*
Architecture
PCI Express 3.0
Revision 0.5 August 2008
©2007, 2008 Intel Corporation—All rights reserved.
PHY Interface for the PCI Express
*
Architecture
©2007, 2008 Intel Corporation—All rights reserved.
* Other names and brands may be claimed as the property of others. Page 2 of 45
Intellectual Property Disclaimer
THIS SPECIFICATION IS PROVIDED “AS IS” WITH NO WARRANTIES
WHATSOEVER INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS
FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING
OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE.
A COPYRIGHT LICENSE IS HEREBY GRANTED TO REPRODUCE AND
DISTRIBUTE THIS SPECIFICATION FOR INTERNAL USE ONLY. NO OTHER
LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY
OTHER INTELLECTUAL PROPERTY RIGHTS IS GRANTED OR INTENDED
HEREBY.
INTEL CORPORATION AND THE AUTHORS OF THIS SPECIFICATION DISCLAIM
ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF
PROPRIETARY RIGHTS, RELATING TO IMPLEMENTATION OF INFORMATION
IN THIS DOCUMENT AND THE SPECIFICATION. INTEL CORPORATION AND
THE AUTHORS OF THIS SPECIFICATION ALSO DO NOT WARRANT OR
REPRESENT THAT SUCH IMPLEMENTATION(S) WILL NOT INFRINGE SUCH
RIGHTS.
ALL SUGGESTIONS OR FEEDBACK RELATED TO THIS SPECIFICATION
BECOME THE PROPERTY OF INTEL CORPORATION UPON SUBMISSION.
INTEL CORPORATION MAY MAKE CHANGES TO SPECIFICATIONS, PRODUCT
DESCRIPTIONS, AND PLANS AT ANY TIME, WITHOUT NOTICE.
Notice: Implementations developed using the information provided in this specification may
infringe the patent rights of various parties including the parties involved in the development of
this specification. No license, express or implied, by estoppel or otherwise, to any intellectual
property rights (including without limitation rights under any party’s patents) are granted herein.
This document is an intermediate draft for comment only and is subject to change without notice.
Readers should not design products based on this document.
All product names are trademarks, registered trademarks, or service marks of their respective
owners
PHY Interface for the PCI Express
*
Architecture
©2007, 2008 Intel Corporation—All rights reserved.
* Other names and brands may be claimed as the property of others. Page 3 of 45
Table of Contents
1 Preface...................................................................................................................................... 7
1.1 Scope of this Revision ...................................................................................................... 7
1.2 Revision History ............................................................................................................... 7
2 Introduction.............................................................................................................................. 8
2.1 PCI Express PHY Layer ................................................................................................... 9
3 PHY/MAC Interface .............................................................................................................. 10
4 PCI Express PHY Functionality............................................................................................. 12
4.1 Transmitter Block Diagram (2.5 and 5.0 GT/s).............................................................. 13
4.2 Transmitter Block Diagram (8.0 GT/s)........................................................................... 14
4.3 Receiver Block Diagram (2.5 and 5.0 GT/s) .................................................................. 15
4.4 Receiver Block Diagram (8.0 GT/s) ............................................................................... 16
4.5 Clocking.......................................................................................................................... 17
5 PIPE Interface Signal Descriptions........................................................................................ 17
5.1 PHY/MAC Interface Signals .......................................................................................... 17
5.2 External Signals .............................................................................................................. 25
6 PIPE Operational Behavior.................................................................................................... 26
6.1 Clocking.......................................................................................................................... 26
6.2 Reset................................................................................................................................ 26
6.3 Power Management ........................................................................................................ 27
6.4 Changing Signaling Rate ................................................................................................ 28
6.4.1 Fixed data path implementations............................................................................. 29
6.4.2 Fixed PCLK implementations ................................................................................. 29
6.5 Transmitter Margining.................................................................................................... 30
6.6 Selectable De-emphasis .................................................................................................. 31
6.7 Receiver Detection.......................................................................................................... 31
6.8 Transmitting a beacon..................................................................................................... 32
6.9 Detecting a beacon.......................................................................................................... 32
6.10 Clock Tolerance Compensation .................................................................................. 33
6.11 Error Detection............................................................................................................ 34
6.11.1 8B/10B Decode Errors............................................................................................. 34
6.11.2 Disparity Errors ....................................................................................................... 35
6.11.3 Elastic Buffer Errors................................................................................................ 35
6.12 Loopback..................................................................................................................... 36
6.13 Polarity Inversion........................................................................................................ 38
6.14 Setting negative disparity............................................................................................ 39
6.15 Electrical Idle .............................................................................................................. 39
6.16 Implementation specific timing and selectable parameter support ............................. 40
6.17 Control Signal Decode table........................................................................................ 42
PHY Interface for the PCI Express
*
Architecture
©2007, 2008 Intel Corporation—All rights reserved.
* Other names and brands may be claimed as the property of others. Page 4 of 45
6.18
Required synchronous signal timings.......................................................................... 42
7 Sample Operational Sequences.............................................................................................. 43
7.1 Active PM L0 to L0s and back to L0.............................................................................. 43
7.2 Active PM to L1 and back to L0..................................................................................... 44
7.3 Receivers and Electrical Idle .......................................................................................... 46
7.4 Using CLKREQ# with PIPE........................................................................................... 47
8 Multi-lane PIPE...................................................................................................................... 49
PHY Interface for the PCI Express
*
Architecture
©2007, 2008 Intel Corporation—All rights reserved.
* Other names and brands may be claimed as the property of others. Page 5 of 45
Table of Figures
Figure 1: Partitioning PHY Layer ........................................................................................................ 9
Figure 2: PHY/MAC Interface........................................................................................................... 10
Figure 3: PHY Functional Block Diagram.......................................................................................... 12
Figure 4: Transmitter Block Diagram ........................................................................................... 13
Figure 5: Receiver Block Diagram................................................................................................15
Figure 6: Clocking and Power Block Diagram ............................................................................. 17
Table of Tables
Table 5-1: Transmit Data Interface Signals................................................................................... 17
Table 5-2: Receive Data Interface Signals .................................................................................... 18
Table 5-3: Command Interface Signals......................................................................................... 20
Table 5-4: Status Interface Signals................................................................................................ 21
Table 5-5: External Signals ........................................................................................................... 25
剩余44页未读,继续阅读
yuner_1982
- 粉丝: 0
- 资源: 3
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- ExcelVBA中的Range和Cells用法说明.pdf
- 基于单片机的电梯控制模型设计.doc
- 主成分分析和因子分析.pptx
- 共享笔记服务系统论文.doc
- 基于数据治理体系的数据中台实践分享.pptx
- 变压器的铭牌和额定值.pptx
- 计算机网络课程设计报告--用winsock设计Ping应用程序.doc
- 高电压技术课件:第03章 液体和固体介质的电气特性.pdf
- Oracle商务智能精华介绍.pptx
- 基于单片机的输液滴速控制系统设计文档.doc
- dw考试题 5套.pdf
- 学生档案管理系统详细设计说明书.doc
- 操作系统PPT课件.pptx
- 智慧路边停车管理系统方案.pptx
- 【企业内控系列】企业内部控制之人力资源管理控制(17页).doc
- 温度传感器分类与特点.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0