没有合适的资源?快使用搜索试试~ 我知道了~
首页完整版JESD209-4-1 LPDDR4X 协议规范
资源详情
资源评论
资源推荐
JEDEC
STANDARD
Addendum No. 1 to JESD209-4 - Low
Power Double Data Rate 4X
(LPDDR4X)
JESD209-4-1
JANUARY 2017
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
NOTICE
JEDEC standards and publications contain material that has been prepared, reviewed, and
approved through the JEDEC Board of Directors level and subsequently reviewed and approved
by the JEDEC legal counsel.
JEDEC standards and publications are designed to serve the public interest through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and
improvement of products, and assisting the purchaser in selecting and obtaining with minimum
delay the proper product for use by those other than JEDEC members, whether the standard is to
be used either domestically or internationally.
JEDEC standards and publications are adopted without regard to whether or not their adoption
may involve patents or articles, materials, or processes. By such action JEDEC does not assume
any liability to any patent owner, nor does it assume any obligation whatever to parties adopting
the JEDEC standards or publications.
The information included in JEDEC standards and publications represents a sound approach to
product specification and application, principally from the solid state device manufacturer
viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or
publication may be further processed and ultimately become an ANSI standard.
No claims to be in conformance with this standard may be made unless all requirements stated in
the standard are met.
Inquiries, comments, and suggestions relative to the content of this JEDEC standard or
publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under
Standards and Documents for alternative contact information.
Published by
©JEDEC Solid State Technology Association 2017
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
This document may be downloaded free of charge; however JEDEC retains the
copyright on this material. By downloading this file the individual agrees not to
charge for or resell the resulting material.
PRICE: Contact JEDEC
Printed in the U.S.A.
All rights reserved
PLEASE!
DON’T VIOLATE
THE
LAW!
This document is copyrighted by JEDEC and may not be
reproduced without permission.
For information, contact:
JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
or refer to www.jedec.org under Standards-Documents/Copyright Information.
JEDEC Standard No. 209-4-1
-i-
Addendum No. 1 to JESD209-4 - LOW POWER DOUBLE DATA RATE 4X (LPDDR4X)
Contents
1 Scope ................................................................................................................................. 1
2 Package ballout and Pin Definition ................................................................................. 2
2.1 Pad Order ........................................................................................................................... 2
2.2 Single Channel Pad Order ................................................................................................. 3
2.3 LPDDR4X packages ........................................................................................................... 4
2.3.1 LPDDR4 34x34 Quad x16 Channel (Fits 14x14 0.4 mm pitch) – Using MO-317A ............. 4
2.3.2 144 ball ePoP MCP One-Channel FBGA (top view) using MO-323A ................................. 5
2.3.3 200-ball x32 Discrete Package, 0.80 mm x 0.65 mm using MO-311 .................................. 6
2.3.4 432-ball x64 HDI Discrete Package, 0.50 mm x 0.50 mm (MO-313) .................................. 7
2.3.5 254 ball e•MMC MCP Two-Channel FBGA (top view) using MO-276 .............................. 10
2.3.6 254 ball UFS MCP Two-Channel FBGA (top view) using MO-276 ................................... 11
2.3.7 254 ball e•MMC MCP One Channel FBGA (top view) using MO-276 .............................. 10
2.4 Pad Definition and Description ......................................................................................... 13
2.5 Mode Register Definition .................................................................................................. 14
3 Command Definitions and Timing Diagrams ............................................................... 23
3.1 Pull Up/Pull Down Driver Characteristics and Calibration ............................................... 23
3.2 ODT Mode Register and ODT Characteristics ................................................................ 23
3.3 On Die Termination for DQ, DQS and DMI ...................................................................... 25
3.4 Output Driver and Termination Register Temperature and Voltage Sensitivity ............... 27
4 AC and DC Operating Conditions ................................................................................. 28
4.1 Recommended DC Operating Conditions for low voltage ................................................ 28
4.2 Single Ended Output Slew Rate ....................................................................................... 28
4.3 Differential Output Slew Rate ........................................................................................... 29
5 V
REF
Specifications ......................................................................................................... 30
5.1 CA Internal V
REF
Specifications ......................................................................................... 30
5.2 DQ Internal V
REF
Specifications ........................................................................................ 30
6 Power-up, Initialization and Power-off Procedure ....................................................... 30
7 ODT Mode Register and ODT State Table .................................................................... 33
8 Core Timing ..................................................................................................................... 34
剩余41页未读,继续阅读
richard_lzh
- 粉丝: 12
- 资源: 5
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- RTL8188FU-Linux-v5.7.4.2-36687.20200602.tar(20765).gz
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
- SPC统计方法基础知识.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论3