没有合适的资源?快使用搜索试试~ 我知道了~
首页DDR_PHY_Interface_Specification_v4_0.pdf
资源详情
资源评论
资源推荐
DDR PHY Interface, Version 4.0 1 of 190
April 27, 2018 Copyright 1995-2018
Cadence Design Systems, Inc.
DFI
DDRPHYInterface
DFI 4.0 Specification
A
PRIL 27, 2018
2 of 190 DDR PHY Interface, Version 4.0
Copyright 1995-2018 April 27, 2018
Cadence Design Systems, Inc.
Release Information
Rev # Date Change
1.0 30 Jan 2007 Initial Release
2.0 17 Jul 2007 Modifications/Additions for DDR3 Support
2.0 21 Nov 2007 Additional modifications/additions for DDR3 support. Added read and write leveling.
Changes approved by the Technical Committee for DDR3 support.
2.0 21 Dec 2007 Removed references to data eye training for PHY Evaluation mode, added a gate training-
specific mode signal, corrected references and clarified read training
.
2.0 11 Jan 2008 Modified wording; standardized notations in figures, clarified terminology for read and write
leveling.
2.0 26 Mar 2008 Added timing parameter t
rdlvl_en
and t
wrlvl_en
, signal dfi_rdlvl_edge.
2.1 2 Oct 2008 Added initial LPDDR2 support and corrected minor errors from 2.0 release.
2.1 24 Nov 2008 Added frequency change protocol, signal timing definitions, t
rdlvl_load
and t
wrlvl_load
timing
parameters and adjusted diagrams accordingly.
2.1 30 Jan 2009 Added DFI logo.
2.1 31 Mar 2009 Updated width of dfi_rdlvl_edge, corrected erroneous figures, updated t
rdlvl_en
and t
wrlvl_en
definitions.
2.1 20 May 2009 Added low power control interface, modified leveling request signal description to include
frequency change, added dfi_data_byte_disable signal and t
phy_wrdata
timing parameters.
Added DIMM support to the status interface and updated frequency ratios from an example to
a defined method. Updated frequency ratios information for new proposals, modified default
values and requirements for some training interface signals, incorporated LPDDR2 training
operations changes
2.1 22 Jun 2009 Expanded frequency ratio information to include vectored read data, expanded use of
dfi_init_start, added timing diagrams for 1:4 frequency ratio systems
2.1.1 23 Mar 2010 Added reference to the parity interface to the Overview. Changed dfi_parity_in signal to have
a phase index. Modified description of dfi_freq_ratio signal to make it optional except for
MCs/PHYs that support multiple frequency ratios. Expanded figure 32 into two figures to
represent odd and even timing parameters.
2.1.1 01 Apr 2010 Changed minimum value for t
lp_wakeup
.
2.1.1 20 Apr 2010 Corrected figure 3 timing violation. Corrected erroneous sentence for 2T timing. Corrected
figure 35 t
phy_wrlat
timing. Correct incorrect references to t
phy_wrlat
in frequency ratio read
examples.
2.1.1 27 May 2010 Added Figure 4 and text to explain differences between Figure 3 and 4.
2.1.1 09 Jun 2010 Modified text in dfi_init_start and surrounding figures 3 and 4 for more clarity.
3.0 21 May 2012 Added DDR4 DRAM support for: CRC, CA parity timing, CRC and CA parity errors, DBI,
leveling support, and CA modifications. Added DFI read data rotation clarification, read data
pointer resynchronization, independent timing of DFI read data valid per data slice, data path
chip select, error interface, and programmable parameters. Renamed PHY evaluation mode.
Removed MC evaluation mode and t
phy_wrdelay
timing parameter. Added support for refresh
during training, multiple CS training, enhancements to the update interface and the idle bus
definition
3.1 19 May 2012 Added support for LPDDR3. Enhanced the Low Power Control Interface to have separate
control and data requests. Added the PHY-Requested Training Interface to enable PHY-
independent training in non-DFI training mode.
-- 14 Nov 2013 Synchronized book files to 3.1 in advance of upcoming changes from JM.
DDR PHY Interface, Version 4.0 3 of 190
April 27, 2018 Copyright 1995-2018
Cadence Design Systems, Inc.
-- 21 Nov 2013 Incorporated review corrections.
-- 21 Mar 2014 Incorporated committee comments, corrected erroneous cross references, fine-tuned
formatting, fine-tuned typographical items.
4.0 04 Aug 2017 Merged DFI 4.0 Spec Addendum to DFI 3.1. Added support for LPDDR4, DB training, per-
slice read leveling, DFI read/write chip select, write DQ training, PHY master interface,
frequency indicator, DFI disconnect protocol, DFI data bit disabling, slice parameter,
geardown mode, DFI feature and matrix topology matrix, 3D stack support and inactive CS
support. Also modified CA training, write leveling strobe and changed the DFI training to be
optional. Enhanced DFI read data eye training sequence, update interface for self-refresh exit
20 Jul 2017 Incorporated review changes from 4.0 Addendum merge.
Proprietary Notice
No part of this document may be copied or reproduced in any form or by any means without prior written consent of
Cadence.
Cadence makes no warranties with respect to this documentation and disclaims any implied warranties of
merchantability or fitness for a particular purpose. Information in this document is subject to change without notice.
Cadence assumes no responsibility for any errors that may appear in this document.
Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any
representations or warranties as to the completeness, accuracy, or usefulness of the information contained in this
document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does
Cadence assume any liability for damages or costs of any kind that may result from use of such information.
© Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Portions of this material are © JEDEC
Solid State Technology Association. All rights reserved. Reprinted with permission.
RESTRICTED RIGHTS LEGEND
Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraphs (c)(1)(ii) of the
Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.
Destination Control Statement
All technical data contained in this product is subject to the export control laws of the United States of America.
Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to
determine the applicable regulations and to comply with them.
Trademarks
Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc.
All other products or brand names mentioned are trademarks or registered trademarks of their respective holders.
End User License Agreement2
1.Subject to the provisions of Clauses 2, 3, 4, 5 and 6, Cadence hereby grants to licensee ("Licensee") a perpetual,
nonexclusive, nontransferable, royalty free, worldwide copyright license to use and copy the DFI (DDR PHY Interface)
specification (the "DFI Specification") for the purpose of developing, having developed, manufacturing, having
manufactured, offering to sell, selling, supplying or otherwise distributing products which comply with the DFI
Specification.
2.THE DFI SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES EXPRESS, IMPLIED OR
STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY,
MERCHANTABILITY, NONINFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE.
3.No license, express, implied or otherwise, is granted to Licensee, under the provisions of Clause 1, to use Cadence's or
any other person or entity participating in the development of the DFI Specification listed herein (individually
4 of 190 DDR PHY Interface, Version 4.0
Copyright 1995-2018 April 27, 2018
Cadence Design Systems, Inc.
"Participant," collectively "Participants") trade name, or trademarks in connection with the DFI Specification or any
products based thereon. Nothing in Clause 1 shall be construed as authority for Licensee to make any representations on
behalf of Cadence or the other Participants in respect of the DFI Specification.
4.NOTWITHSTANDING ANYTHING ELSE WILL CADENCE'S TOTAL AGGREGATE LIABILITY FOR ANY
CLAIM, SUIT, PROCEEDING OR OTHERWISE, RELATING IN ANYWAY TO THE DFI SPECIFICATION
EXCEED $1.00USD.
5.NOTWITHSTANDING ANYTHING ELSE WILL ANY PARTICIPANT'S TOTAL AGGREGATE LIABILITY
FOR ANY CLAIM, SUIT, PROCEEDING OR OTHERWISE, RELATING IN ANYWAY TO THE DFI
SPECIFICATION EXCEED $1.00USD.
6.Licensee agrees that Cadence and the Participants may use, copy, modify, reproduce and distribute any written
comments or suggestions ("Communications") provided regarding the DFI Specification by Licensee and that Licensee
will not claim any proprietary rights in the DFI Specification, or implementations thereof by any Participant or third
party, as a result of the use of the Communications in developing or changing the DFI Specification. Cadence and the
participants will have no confidentiality obligations with respect to the Communications and Licensee will not include
any confidential information of Licensee or any third party in any Communications.
Participants
ARM Cadence Intel LSI Samsung ST Synopsys
DDR PHY Interface, Version 4.0 5 of 190
April 27, 2018 Copyright 1995-2018
Cadence Design Systems, Inc.
Contents
1.0 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.0 Architecture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.1 Optional Protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.2 DFI Feature Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.2.1 Global Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.2.2 Memory Topology-Specific Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.2.3 DFI Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.0 Interface Signal Groups . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
3.1 Control Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
3.2 Write Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.2.1 Write Data Mask/Write DBI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.2.2 Write Data Chip Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.2.3 Write Data CRC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.2.4 Frequency Ratio. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.2.5 Write Data Signals and Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.3 Read Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
3.3.1 Read DBI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.3.2 Read Data Chip Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.3.3 Read Data Valid . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.3.4 Frequency Ratio. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.3.5 Read Data Signals and Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43
3.4 Update Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
3.5 Status Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.5.1 Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.5.2 Reduced Data Buses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.5.3 Clock Disabling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
3.5.4 Frequency Ratio. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
剩余189页未读,继续阅读
gushenglin1991
- 粉丝: 1
- 资源: 3
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- 27页智慧街道信息化建设综合解决方案.pptx
- 计算机二级Ms-Office选择题汇总.doc
- 单链表的插入和删除实验报告 (2).docx
- 单链表的插入和删除实验报告.pdf
- 物联网智能终端项目设备管理方案.pdf
- 如何打造品牌的模式.doc
- 样式控制与页面布局.pdf
- 武汉理工Java实验报告(二).docx
- 2021线上新品消费趋势报告.pdf
- 第3章 Matlab中的矩阵及其运算.docx
- 基于Web的人力资源管理系统的必要性和可行性.doc
- 基于一阶倒立摆的matlab仿真实验.doc
- 速运公司物流管理模式研究教材
- 大数据与管理.pptx
- 单片机课程设计之步进电机.doc
- 大数据与数据挖掘.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0