没有合适的资源?快使用搜索试试~ 我知道了~
首页ZYNQ7000 XC7Z035开发板原理图.pdf
资源详情
资源评论
资源推荐
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ALINX Confidential
http://www.alinx.com.cn
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE01 Block diagram
126Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE01 Block diagram
126Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE01 Block diagram
126Thursday, June 14, 2018
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ALINX Confidential
http://www.alinx.com.cn
FPGA_TDI
FPGA_TDO
FPGA_TCK
FPGA_TMS
FPGA_DONE
FPGA_PROG_B
EECS
EEDATA
EECLK
FPGA_TCK
FPGA_TDI
FPGA_TMS
JTAG_TDO
EECS
EECLK
EEDATA
+3.3V
AGND
AGND
AVCC
+3.3V
+3.3V+3.3V
AGND
+1.8V
+1.8V
AGND
VPHY
VPLL +3P3V
+3P3V
+3P3V +3P3V
VPLL VPHY+3P3OUTV +3P3OUTV
USB_5V
USB_5V+3P3OUTV
+3P3OUTV
+3P3V
FPGA_TDO
19
FPGA_TCK
19
FPGA_TMS
19
JTAG_TDO
19
FPGA_DONE
3
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
Page02 Z7 Bank0
226Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
Page02 Z7 Bank0
226Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
Page02 Z7 Bank0
226Thursday, June 14, 2018
Y6
12MHZ
13
24
C551
0.1uF
L1BLM18SG121TN1
R264
10K
C554 0.1uF
C543
0.1uF
C547
0.1uF
C1
47uF
R262
10K
U45
FT232HL
VREGIN
40
VCCD
39
VCCCORE
38
VCCA
37
DM
6
DP
7
RESET
34
REF
5
EECS
45
EECLK
44
EEDATA
43
XCSI
1
XCSO
2
TEST
42
AGND1
4
AGND2
9
AGND3
41
GND1
10
GND2
11
GND3
22
GND4
23
GND5
35
GND6
36
GND7
47
GND8
48
ACBUS0
21
ACBUS1
25
ACBUS2
26
ACBUS3
27
ACBUS4
28
ACBUS5
29
ACBUS6
30
ACBUS7
31
ACBUS8
32
ACBUS9
33
ADBUS0/TCK
13
ADBUS1/TDI
14
ADBUS2/TDO
15
ADBUS3/TMS
16
ADBUS4
17
ADBUS5
18
ADBUS6
19
ADBUS7
20
VPHY
3
VPLL
8
VCCIO1
12
VCCIO2
24
VCCIO3
46
C556
0.1uF
C549
0.1uF
R267 33R
C553
0.1uF
U12
93LC56BISN
VCC
8
CS
1
CLK
2
DI
3
DO
4
VSS
5
NC2
6
NC1
7
C544
0.1uF
R269 33R
C550
0.1uF
BANK0
xc7z035ffg676-2_0
U1-1
VCCBATT_0
V15
TCK_0
W12
TMS_0
W11
TDO_0
W10
TDI_0
V11
INIT_B_0
R8
PROGRAM_B_0
V9
CFGBVS_0
T7
DONE_0
W9
VCCO_0
V12
VCCO_0
V14
VP_0
N14
VN_0
P13
DXN_0
R13
VCCADC_0
M14
GNDADC_0
M13
DXP_0
R14
VREFN_0
N13
VREFP_0
P14
RSVDVCC1
W8
RSVDVCC3
U8
RSVDVCC2
V8
RSVDGND
V13
R271 12.1K 1%
C557
4.7uF
C546
0.1uF
R2 4.7K
C542
0.1uF
L34 BLM18SG121TN1
R268 10K
R265 2K
L33 BLM18SG121TN1
R263
10K
J16
MINI_USB
VCC
1
D-
2
D+
3
ID
4
SH2
7
SH1
6
GND
5
SH3
8
SH4
9
C3
470nF
R266 33R
C552
10uF
R270 33R
C548
0.1uF
C545
0.1uF
C541 27pF
C540 27pF
R1
4.7K
C2
0.1uF
L35 BLM18SG121TN1
C555 0.1uF
L2 BLM18SG121TN1
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VCC1V8
VCC3V3
POWER ON RESET
JTAG 0 0
01
0
1
1
1
MIO[3] =0 ----JTAG/NAND/Quad-SPI/SD
NAND
QSPI-FLASH
SD Card
BOOT OPTION
MIO[8] =1 ----MIO bank1 voltage=1.8V
(QSPI_D3)
MIO[5]
(QSPI_D2 )
MIO[4]
MIO[7] =0 ----MIO bank0 voltage=3.3V
Boot Mode
MIO[6] =0 ----PLL used
MIO[2] =0 ----cascaded JTAG
FPGA DONE LED
Power LED
PS LED
ALINX Confidential
http://www.alinx.com.cn
PS_CLK
MIO0_LED
PS_POR_B
PS_SRST_B
PHY1_TXCK
PHY1_TXD0
PHY1_TXD1
PHY1_TXD2
PHY1_TXD3
PHY1_TXCTL
PHY1_RXCK
PHY1_RXD0
PHY1_RXD1
PHY1_RXD2
PHY1_RXD3
PHY1_RXCTL
OTG_DATA4
OTG_DIR
PS_POR_B
PHY1_RESET
QSPI_SCK
OTG_RESET
QSPI_D0
QSPI_D1
QSPI_CS
QSPI_D0
QSPI_D1
QSPI_SCK
QSPI_D2
QSPI_D3
PS_SRST_B
QSPI_D3
QSPI_D2
SD_CLK
SD_CMD
SD_D0
SD_D1
SD_D2
SD_D3
MMC_DAT0
OTG_STP
OTG_NXT
OTG_DATA0
OTG_DATA1
OTG_DATA2
OTG_DATA3
OTG_CLK
OTG_DATA5
OTG_DATA6
OTG_DATA7
MMC_CMD
MMC_DAT1
MMC_DAT2
MMC_DAT3
PHY1_MDC
PHY1_MDIO
MMC_CCLK
MIO0_LED
FPGA_DONE
PS_KEY
UART_RXD
UART_TXD
PS_KEY
PHY1_RESET
OTG_RESET
SD_CD
+3.3V
+3.3V
+3.3V+3.3V
+3.3V
+1.8V
+1.8V
+1.8V
+3.3V
+3.3V+3.3V
+3.3V
+3.3V
QSPI_SCK
12
QSPI_D3
12
QSPI_D2
12
QSPI_D0
12
QSPI_D1
12
QSPI_CS
12
OTG_DIR
14
OTG_DATA4
14
PHY1_RXCTL
13
PHY1_RXD3
13
PHY1_RXD2
13
PHY1_RXD1
13
PHY1_RXD0
13
PHY1_RXCK
13
PHY1_TXCTL
13
PHY1_TXD3
13
PHY1_TXD2
13
PHY1_TXD1
13
PHY1_TXD0
13
PHY1_TXCK
13
SD_CLK
15
SD_CMD
15
SD_D0
15
SD_D1
15
SD_D2
15
SD_D3
15
OTG_STP
14
OTG_NXT
14
OTG_DATA0
14
OTG_DATA1
14
OTG_DATA2
14
OTG_DATA3
14
OTG_CLK
14
OTG_DATA5
14
OTG_DATA6
14
OTG_DATA7
14
PHY1_MDC
13
PHY1_MDIO
13
MMC_CCLK
12
MMC_CMD
12
MMC_DAT0
12
MMC_DAT1
12
MMC_DAT2 12
MMC_DAT3 12
FPGA_DONE
2
UART_RXD
15
UART_TXD
15
PHY1_RESET
13
OTG_RESET
14
SD_CD
15
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE03 Z7 MIO-Config
326Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE03 Z7 MIO-Config
326Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE03 Z7 MIO-Config
326Thursday, June 14, 2018
R17 33R
R7 330R
C5
4.7uF
D5
LED
R10 330R
R16 20K
C15
0.01uF
R29 40.2 1%
BANK500
xc7z035ffg676-2_0
U1-2
PS_POR_B_500
C23
PS_CLK_500
B24
PS_MIO0_500
E26
PS_MIO1_500
D26
PS_MIO2_500
E25
PS_MIO3_500
D25
VCCO_MIO0_500
A26
VCCO_MIO0_500
B23
VCCO_MIO0_500
E24
PS_MIO4_500
F24
PS_MIO5_500
C26
PS_MIO6_500
F23
PS_MIO7_500
E23
PS_MIO8_500
A24
PS_MIO9_500
D24
PS_MIO10_500
A25
PS_MIO11_500
B26
PS_MIO12_500
A23
PS_MIO13_500
B25
PS_MIO14_500
D23
PS_MIO15_500
C24
C13
100uF
R22 20K
D7
LED
R12 20K
R8 220
C6
470nF
R14 20K
KEY3
Button
P1
1
P2
2
R18 20K
R21 20K
R30
10K 1%
R285
10K
R9 330R
C8
0.1uF
R27 40.2 1%
C7
470nF
X4
33.333333Mhz
OE
1
GND
2
OUT
3
VDD
4
C14
4.7uF
R284 1K
R25
1K 1%
SW1
SW DIP-2
R20
10K
R28
4.7K
U3
TCM811TERCTR
GND
1
#RESET
2
#MR
3
VDD
4
R19
10K
BANK501
xc7z035ffg676-2_0
U1-3
PS_MIO29_501
E20
PS_MIO28_501
J18
PS_MIO27_501
F18
PS_MIO26_501
H17
PS_MIO25_501
F19
PS_MIO24_501
J19
PS_MIO23_501
F20
PS_MIO22_501
G22
PS_MIO21_501
F22
PS_MIO20_501
H19
PS_MIO19_501
G19
PS_MIO18_501
G20
PS_MIO17_501
G17
PS_MIO16_501
G21
PS_SRST_B_501
A22
PS_MIO_VREF_501
H18
VCCO_MIO1_501
C20
VCCO_MIO1_501
D17
VCCO_MIO1_501
F21
VCCO_MIO1_501
G18
VCCO_MIO1_501
K18
PS_MIO53_501
A19
PS_MIO52_501
A20
PS_MIO51_501
B20
PS_MIO50_501
B22
PS_MIO49_501
A18
PS_MIO48_501
B21
PS_MIO47_501
B19
PS_MIO46_501
E17
PS_MIO45_501
C18
PS_MIO44_501
E18
PS_MIO43_501
D18
PS_MIO42_501
F17
PS_MIO41_501
C19
PS_MIO40_501
C22
PS_MIO39_501
C21
PS_MIO38_501
D21
PS_MIO37_501
D20
PS_MIO36_501
K16
PS_MIO35_501
D19
PS_MIO34_501
J16
PS_MIO33_501
E22
PS_MIO32_501
K17
PS_MIO31_501
E21
PS_MIO30_501
K19
R13 20K
C12
470nF
R15 33R
C11
470nF
D6
LED
R26
1K 1%
C4
100uF
C10
470nF
C9
4.7uF
KEY1
POR RST
C16
0.1uF
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
BANK13 VCCIO
BANK12 VCCIO
ALINX Confidential
http://www.alinx.com.cn
FMC_LA02_P
FMC_LA02_N
FMC_CLK0_P
FMC_CLK0_N
FMC_LA00_CC_P
FMC_LA00_CC_N
FMC_LA01_CC_P
FMC_LA01_CC_N
FMC_VREF
FMC_VREF
FMC_VREF
FMC_VREF
FMC_LA18_CC_P
FMC_LA18_CC_N
FMC_LA19_N
FMC_LA19_P
FMC_LA21_N
FMC_LA21_P
PLL_SDA
FMC_SCL
FMC_SDA
FMC_PRSNT
REF_CLK_C_P
PLL_SCL
FMC_LA32_N
FMC_LA32_P
FMC_LA31_P
FMC_LA31_N
FMC_LA27_P
FMC_LA27_N
FMC_LA33_P
FMC_LA33_N
FMC_LA29_P
FMC_LA29_N
FMC_LA20_N
FMC_LA20_P
FMC_LA30_N
FMC_LA30_P
FMC_LA25_P
FMC_LA25_N
FMC_LA22_P
FMC_LA22_N
FMC_LA23_P
FMC_LA23_N
FMC_LA26_P
FMC_LA26_N
FMC_LA28_P
FMC_LA28_N
FMC_LA24_N
FMC_LA24_P
FMC_LA17_CC_N
FMC_LA17_CC_P
FMC_CLK1_P
FMC_CLK1_N
FMC_LA16_P
FMC_LA16_N
FMC_LA15_N
FMC_LA15_P
FMC_LA05_P
FMC_LA05_N
FMC_LA06_P
FMC_LA06_N
FMC_LA03_P
FMC_LA03_N
FMC_LA04_P
FMC_LA04_N
FMC_LA10_P
FMC_LA10_N
FMC_LA13_N
FMC_LA13_P
FMC_LA14_P
FMC_LA14_N
FMC_LA12_P
FMC_LA12_N
FMC_LA09_P
FMC_LA09_N
FMC_LA11_N
FMC_LA11_P
FMC_LA07_P
FMC_LA07_N
FMC_LA08_P
FMC_LA08_N
SFP1_TX_DIS_LS
SFP2_TX_DIS_LS
SFP1_RX_LOSS_LS
SFP2_RX_LOSS_LS
PCIE_PRSNT_LS
SFP1_TX_DIS_LS
SFP2_TX_DIS_LS
SFP1_RX_LOSS_LS
SFP2_RX_LOSS_LS
PCIE_PERST_LS
PCIE_PRSNT_LS
PCIE_PERST_LS
VADJ
VADJ
VADJ
+3.3V
VADJ
+3.3V
VADJ
FMC_LA02_P
19
FMC_LA02_N
19
FMC_CLK0_P
19
FMC_CLK0_N
19
FMC_LA00_CC_P
19
FMC_LA00_CC_N
19
FMC_LA01_CC_P
19
FMC_LA01_CC_N
19
FMC_VREF
19
FMC_LA18_CC_P
19
FMC_LA18_CC_N
19
FMC_LA19_P
19
FMC_LA19_N
19
FMC_LA21_P
19
FMC_LA21_N
19
PLL_SDA
16
FMC_SCL
19
FMC_SDA
19
FMC_PRSNT
19
REF_CLK_C_P
16
PLL_SCL
16
FMC_LA32_P
19
FMC_LA32_N
19
FMC_LA31_P
19
FMC_LA31_N
19
FMC_LA27_P
19
FMC_LA27_N
19
FMC_LA33_P
19
FMC_LA33_N
19
FMC_LA29_P
19
FMC_LA29_N
19
FMC_LA20_P
19
FMC_LA20_N
19
FMC_LA30_P
19
FMC_LA30_N
19
FMC_LA25_P
19
FMC_LA25_N
19
FMC_LA22_P
19
FMC_LA22_N
19
FMC_LA23_P
19
FMC_LA23_N
19
FMC_LA26_P
19
FMC_LA26_N
19
FMC_LA28_P
19
FMC_LA28_N
19
FMC_LA24_P
19
FMC_LA24_N
19
FMC_LA17_CC_P
19
FMC_LA17_CC_N
19
FMC_CLK1_P
19
FMC_CLK1_N
19
FMC_LA16_P
19
FMC_LA16_N
19
FMC_LA15_P
19
FMC_LA15_N
19
FMC_LA05_P
19
FMC_LA05_N
19
FMC_LA06_P
19
FMC_LA06_N
19
FMC_LA03_P
19
FMC_LA03_N
19
FMC_LA04_P
19
FMC_LA04_N
19
FMC_LA10_P
19
FMC_LA10_N
19
FMC_LA13_P
19
FMC_LA13_N
19
FMC_LA14_P
19
FMC_LA14_N
19
FMC_LA12_P
19
FMC_LA12_N
19
FMC_LA09_P
19
FMC_LA09_N
19
FMC_LA11_P
19
FMC_LA11_N
19
FMC_LA07_P
19
FMC_LA07_N
19
FMC_LA08_P
19
FMC_LA08_N
19
SFP1_TX_DIS
20
SFP2_TX_DIS
20
SFP2_RX_LOSS
20
SFP1_RX_LOSS
20
PCIE_PRSNT
21
PCIE_PERST
21
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE04 Z7 Bank12 & Bank13
426Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE04 Z7 Bank12 & Bank13
426Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE04 Z7 Bank12 & Bank13
426Thursday, June 14, 2018
C20
4.7uF
C33
470nF
C34
470nF
C24
470nF
C32
4.7uF
BANK13
xc7z035ffg676-2_0
U1-5
IO_0_13
V19
IO_L1P_T0_13
AA25
IO_L1N_T0_13
AB25
IO_L2P_T0_13
AB26
IO_L2N_T0_13
AC26
IO_L3P_T0_DQS_13
AE25
IO_L3N_T0_DQS_13
AE26
IO_L4P_T0_13
AD25
IO_L4N_T0_13
AD26
IO_L5P_T0_13
AF24
IO_L5N_T0_13
AF25
IO_L6P_T0_13
AA24
IO_L6N_T0_VREF_13
AB24
IO_L7P_T1_13
AE22
IO_L7N_T1_13
AF22
IO_L8P_T1_13
AE23
IO_L8N_T1_13
AF23
IO_L9P_T1_DQS_13
AB21
IO_L9N_T1_DQS_13
AB22
VCCO_13
AA26
VCCO_13
AB23
VCCO_13
AC20
VCCO_13
AE24
VCCO_13
AF21
VCCO_13
Y19
IO_L10P_T1_13
AA22
IO_L10N_T1_13
AA23
IO_L11P_T1_SRCC_13
AD23
IO_L11N_T1_SRCC_13
AD24
IO_L12P_T1_MRCC_13
AC23
IO_L12N_T1_MRCC_13
AC24
IO_L13P_T2_MRCC_13
AD20
IO_L13N_T2_MRCC_13
AD21
IO_L14P_T2_SRCC_13
AC21
IO_L14N_T2_SRCC_13
AC22
IO_L15P_T2_DQS_13
AF19
IO_L15N_T2_DQS_13
AF20
IO_L16P_T2_13
AE20
IO_L16N_T2_13
AE21
IO_L17P_T2_13
AD18
IO_L17N_T2_13
AD19
IO_L18P_T2_13
AE18
IO_L18N_T2_13
AF18
IO_L19P_T3_13
W20
IO_L19N_T3_VREF_13
Y20
IO_L20P_T3_13
AA20
IO_L20N_T3_13
AB20
IO_L21P_T3_DQS_13
AC18
IO_L21N_T3_DQS_13
AC19
IO_L22P_T3_13
AA19
IO_L22N_T3_13
AB19
IO_L23P_T3_13
W18
IO_L23N_T3_13
W19
IO_L24P_T3_13
Y18
IO_L24N_T3_13
AA18
IO_25_13
V18
C21
470nF
C590
0.1uF
C28
4.7uF
C31
470nF
C26
100uF
C470
0.1uF
C19
4.7uF
C25
470nF
U49
74AVCH4T245D
VCCA
1
1DIR
2
2DIR
3
1A1
4
1A2
5
2A1
6
2A2
7
GND1
8
GND2
9
2B2
10
2B1
11
1B2
12
1B1
13
2OE
14
1OE
15
VCCB
16
C23
470nF
C592
0.1uF
C17
100uF
C18
4.7uF
C22
470nF
C27
4.7uF
C471
0.1uF
C30
470nF
U50
TXS0102DCUR
VCCA
3
A1
5
A2
4
GND
2
OE
6
B2
1
B1
8
VCCB
7
C29
470nF
BANK12
xc7z035ffg676-2_0
U1-4
IO_0_12
W14
IO_L1P_T0_12
Y12
IO_L1N_T0_12
Y11
IO_L2P_T0_12
AB12
IO_L2N_T0_12
AC11
IO_L3P_T0_DQS_12
Y10
IO_L3N_T0_DQS_12
AA10
IO_L4P_T0_12
AB11
IO_L4N_T0_12
AB10
IO_L5P_T0_12
W13
IO_L5N_T0_12
Y13
IO_L6P_T0_12
AA13
IO_L6N_T0_VREF_12
AA12
IO_L7P_T1_12
AE10
IO_L7N_T1_12
AD10
IO_L8P_T1_12
AE12
IO_L8N_T1_12
AF12
IO_L9P_T1_DQS_12
AE11
IO_L9N_T1_DQS_12
AF10
VCCO_12
AA16
VCCO_12
AB13
VCCO_12
AC10
VCCO_12
AD17
VCCO_12
AE14
VCCO_12
AF11
IO_L10P_T1_12
AE13
IO_L10N_T1_12
AF13
IO_L11P_T1_SRCC_12
AC12
IO_L11N_T1_SRCC_12
AD11
IO_L12P_T1_MRCC_12
AC13
IO_L12N_T1_MRCC_12
AD13
IO_L13P_T2_MRCC_12
AC14
IO_L13N_T2_MRCC_12
AD14
IO_L14P_T2_SRCC_12
AB15
IO_L14N_T2_SRCC_12
AB14
IO_L15P_T2_DQS_12
AD16
IO_L15N_T2_DQS_12
AD15
IO_L16P_T2_12
AF15
IO_L16N_T2_12
AF14
IO_L17P_T2_12
AE16
IO_L17N_T2_12
AE15
IO_L18P_T2_12
AE17
IO_L18N_T2_12
AF17
IO_L19P_T3_12
Y17
IO_L19N_T3_VREF_12
AA17
IO_L20P_T3_12
AB17
IO_L20N_T3_12
AB16
IO_L21P_T3_DQS_12
AC17
IO_L21N_T3_DQS_12
AC16
IO_L22P_T3_12
AA15
IO_L22N_T3_12
AA14
IO_L23P_T3_12
Y16
IO_L23N_T3_12
Y15
IO_L24P_T3_12
W16
IO_L24N_T3_12
W15
IO_25_12
W17
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.5V
+1.5V
BANK34 1.5V
BANK33 1.5V
ALINX Confidential
http://www.alinx.com.cn
PL_DDR3_D1
PL_DDR3_DM0
PL_DDR3_DQS0_P
PL_DDR3_DQS0_N
PL_DDR3_D11
PL_DDR3_DQS1_P
PL_DDR3_DQS1_N
PL_DDR3_D14
PL_DDR3_DM1
PL_DDR3_DQS2_P
PL_DDR3_DQS2_N
PL_DDR3_D20
PL_DDR3_D23
PL_DDR3_DQS3_P
PL_DDR3_DQS3_N
PL_DDR3_VRP
PL_DDR3_VRN
FAN_PWM
PL_DDR3_A7
PL_DDR3_BA1
CLK0_P
CLK0_N
PL_DDR3_D13
PL_DDR3_D9
PL_DDR3_D8
PL_DDR3_D10
PL_DDR3_D12
PL_DDR3_D15
PL_DDR3_D27
PL_DDR3_D31
PL_DDR3_D28
PL_DDR3_D25
PL_DDR3_D29
PL_DDR3_D24
PL_DDR3_D26
PL_DDR3_DM3
PL_DDR3_D30
PL_DDR3_D3
PL_DDR3_D2
PL_DDR3_D5
PL_DDR3_D19
PL_DDR3_D18
PL_DDR3_D17
PL_DDR3_DM2
PL_DDR3_D16
PL_DDR3_D22
PL_DDR3_D21
PL_DDR3_A9
PL_DDR3_A13
PL_DDR3_A1
PL_DDR3_A11
PL_DDR3_A5
PL_DDR3_A2
PL_DDR3_A6
PL_DDR3_A12
PL_DDR3_RAS
PL_DDR3_CKE
PL_DDR3_A4
PL_DDR3_A3
PL_DDR3_A10
PL_DDR3_RESET
PL_DDR3_D0
PL_DDR3_D4
PL_DDR3_D7
PL_DDR3_D6
PL_DDR3_CLK0_P
PL_DDR3_A14
PL_DDR3_ODT
PL_DDR3_A8
PL_DDR3_BA2
PL_DDR3_CLK0_N
PL_DDR3_A0
PL_DDR3_WE
PL_DDR3_CAS
PL_DDR3_S0
PL_DDR3_BA0
PL_LED1
PL_LED2
PL_LED3
PL_LED4
PL_KEY1
PL_KEY2
PL_KEY3
PL_KEY4
+1.5V
+1.5V+1.5V
+1.5V
PL_VTTREF
PL_VTTREF
PL_VTTREF
+1.5V
PL_DDR3_D1
11
PL_DDR3_DM0
11
PL_DDR3_DQS0_P
11
PL_DDR3_DQS0_N
11
PL_DDR3_D11
11
PL_DDR3_DQS1_P
11
PL_DDR3_DQS1_N
11
PL_DDR3_D14
11
PL_DDR3_DM1
11
PL_DDR3_DQS2_P
11
PL_DDR3_DQS2_N
11
PL_DDR3_D20
11
PL_DDR3_D23
11
PL_DDR3_DQS3_P
11
PL_DDR3_DQS3_N
11
FAN_PWM
26
PL_DDR3_D13
11
PL_DDR3_D9
11
PL_DDR3_D8
11
PL_DDR3_D10
11
PL_DDR3_D12
11
PL_DDR3_D15
11
PL_DDR3_D27
11
PL_DDR3_D31
11
PL_DDR3_D28
11
PL_DDR3_D25
11
PL_DDR3_D29
11
PL_DDR3_D24
11
PL_DDR3_D26
11
PL_DDR3_DM3
11
PL_DDR3_D30
11
PL_DDR3_D3
11
PL_DDR3_D2
11
PL_DDR3_D5
11
PL_DDR3_D19
11
PL_DDR3_D18
11
PL_DDR3_D17
11
PL_DDR3_DM2
11
PL_DDR3_D16
11
PL_DDR3_D22
11
PL_DDR3_D21
11
PL_DDR3_A4
11
PL_DDR3_A11
11
PL_DDR3_A6
11
CLK0_P
16
CLK0_N
16
PL_DDR3_A2
11
PL_DDR3_A7
11
PL_DDR3_A3
11
PL_DDR3_A13
11
PL_DDR3_RESET
11
PL_DDR3_A5
11
PL_DDR3_A9
11
PL_DDR3_RAS
11
PL_DDR3_BA1
11
PL_DDR3_A1
11
PL_DDR3_A12
11
PL_DDR3_CKE
11
PL_DDR3_A10
11
PL_DDR3_D0
11
PL_DDR3_D4
11
PL_DDR3_D7
11
PL_DDR3_D6
11
PL_DDR3_CLK0_P
11
PL_DDR3_A14
11
PL_DDR3_ODT
11
PL_DDR3_A8
11
PL_DDR3_BA2
11
PL_DDR3_CLK0_N
11
PL_DDR3_A0
11
PL_DDR3_WE
11
PL_DDR3_CAS
11
PL_DDR3_S0
11
PL_DDR3_BA0
11
PL_LED1
22
PL_LED2
22
PL_LED4
22
PL_LED3
22
PL_KEY2
22
PL_KEY1
22
PL_KEY4
22
PL_KEY3
22
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE05 Z7 Bank33 & Bank34
526Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE05 Z7 Bank33 & Bank34
526Thursday, June 14, 2018
Title
Size Document Number Rev
Date: Sheet
of
AX7350开发板 Schematics
1.0
PAGE05 Z7 Bank33 & Bank34
526Thursday, June 14, 2018
C37
4.7uF
C38
4.7uF
R32 80 1%
R3180 1%
C35
100uF
C52
470nF
BANK33
xc7z035ffg676-2_0
U1-6
IO_0_VRN_33
L9
IO_L1P_T0_33
G4
IO_L1N_T0_33
F4
IO_L2P_T0_33
D4
IO_L2N_T0_33
D3
IO_L3P_T0_DQS_33
G2
IO_L3N_T0_DQS_33
F2
IO_L4P_T0_33
D1
IO_L4N_T0_33
C1
IO_L5P_T0_33
E2
IO_L5N_T0_33
E1
IO_L6P_T0_33
F3
IO_L6N_T0_VREF_33
E3
IO_L7P_T1_33
J1
IO_L7N_T1_33
H1
IO_L8P_T1_33
H4
IO_L8N_T1_33
H3
IO_L9P_T1_DQS_33
K2
IO_L9N_T1_DQS_33
K1
IO_L10P_T1_33
H2
IO_L10N_T1_33
G1
IO_L11P_T1_SRCC_33
L3
IO_L11N_T1_SRCC_33
K3
IO_L12P_T1_MRCC_33
J4
IO_L12N_T1_MRCC_33
J3
IO_L13P_T2_MRCC_33
M6
IO_L13N_T2_MRCC_33
M5
IO_L14P_T2_SRCC_33
L5
IO_L14N_T2_SRCC_33
L4
IO_L15P_T2_DQS_33
N3
IO_L15N_T2_DQS_33
N2
IO_L16P_T2_33
M2
IO_L16N_T2_33
L2
IO_L17P_T2_33
N4
IO_L17N_T2_33
M4
IO_L18P_T2_33
N1
IO_L18N_T2_33
M1
IO_L19P_T3_33
M7
IO_L19N_T3_VREF_33
L7
IO_L20P_T3_33
K5
IO_L20N_T3_33
J5
IO_L21P_T3_DQS_33
M8
IO_L21N_T3_DQS_33
L8
IO_L22P_T3_33
K6
IO_L22N_T3_33
J6
IO_L23P_T3_33
N7
IO_L23N_T3_33
N6
IO_L24P_T3_33
K8
IO_L24N_T3_33
K7
IO_25_VRP_33
N8
VCCO_33
E4
VCCO_33
F1
VCCO_33
H5
VCCO_33
J2
VCCO_33
L6
VCCO_33
M3
C41
470nF
C54
0.1uF
C42
470nF
BANK34
xc7z035ffg676-2_0
U1-7
IO_0_VRN_34
K11
IO_L1P_T0_34
J11
IO_L1N_T0_34
H11
IO_L2P_T0_34
G6
IO_L2N_T0_34
G5
IO_L3P_T0_DQS_PUDC_B_34
H9
IO_L3N_T0_DQS_34
G9
IO_L4P_T0_34
H7
IO_L4N_T0_34
H6
IO_L5P_T0_34
J10
IO_L5N_T0_34
J9
IO_L6P_T0_34
J8
IO_L6N_T0_VREF_34
H8
IO_L7P_T1_34
F5
IO_L7N_T1_34
E5
IO_L8P_T1_34
D9
IO_L8N_T1_34
D8
IO_L9P_T1_DQS_34
F9
IO_L9N_T1_DQS_34
E8
VCCO_34
A6
VCCO_34
B3
VCCO_34
C10
VCCO_34
D7
VCCO_34
G8
VCCO_34
K9
IO_L10P_T1_34
E6
IO_L10N_T1_34
D5
IO_L11P_T1_SRCC_34
F8
IO_L11N_T1_SRCC_34
E7
IO_L12P_T1_MRCC_34
G7
IO_L12N_T1_MRCC_34
F7
IO_L13P_T2_MRCC_34
C8
IO_L13N_T2_MRCC_34
C7
IO_L14P_T2_SRCC_34
D6
IO_L14N_T2_SRCC_34
C6
IO_L15P_T2_DQS_34
C9
IO_L15N_T2_DQS_34
B9
IO_L16P_T2_34
B10
IO_L16N_T2_34
A10
IO_L17P_T2_34
A9
IO_L17N_T2_34
A8
IO_L18P_T2_34
B7
IO_L18N_T2_34
A7
IO_L19P_T3_34
C4
IO_L19N_T3_VREF_34
C3
IO_L20P_T3_34
B5
IO_L20N_T3_34
B4
IO_L21P_T3_DQS_34
B6
IO_L21N_T3_DQS_34
A5
IO_L22P_T3_34
A4
IO_L22N_T3_34
A3
IO_L23P_T3_34
C2
IO_L23N_T3_34
B1
IO_L24P_T3_34
B2
IO_L24N_T3_34
A2
IO_25_VRP_34
K10
C43
470nF
C40
470nF
C49
470nF
C39
470nF
C48
470nF
C36
4.7uF
C45
4.7uF
C46
4.7uF
C47
4.7uF
C50
470nF
C44
100uF
C53
0.1uF
C51
470nF
剩余25页未读,继续阅读
gaowance2118
- 粉丝: 3
- 资源: 12
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- ExcelVBA中的Range和Cells用法说明.pdf
- 基于单片机的电梯控制模型设计.doc
- 主成分分析和因子分析.pptx
- 共享笔记服务系统论文.doc
- 基于数据治理体系的数据中台实践分享.pptx
- 变压器的铭牌和额定值.pptx
- 计算机网络课程设计报告--用winsock设计Ping应用程序.doc
- 高电压技术课件:第03章 液体和固体介质的电气特性.pdf
- Oracle商务智能精华介绍.pptx
- 基于单片机的输液滴速控制系统设计文档.doc
- dw考试题 5套.pdf
- 学生档案管理系统详细设计说明书.doc
- 操作系统PPT课件.pptx
- 智慧路边停车管理系统方案.pptx
- 【企业内控系列】企业内部控制之人力资源管理控制(17页).doc
- 温度传感器分类与特点.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0