MT6761_LTE-A_Smartphone_Application_Processor_Technical_Brief

MT6761

datasheet

需积分: 50 184 浏览量更新于2023-03-16 评论收藏 8.39MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源评论

资源推荐

loginid=molbasic01@ginreen.com,time=2018-05-30 11:16:48,ip=113.116.51.226,doctitle=MT6761 LTE-A Smartphone Application Processor Technical Brief V1.0.pdf,company=Ginreen_WCX

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Version: 1.0

Release date: 2018-05-24

Specifications are subject to change without notice.

MT6761 LTE-A Smartphone Application

Processor Technical Brief

loginid=molbasic01@ginreen.com,time=2018-05-30 11:16:48,ip=113.116.51.226,doctitle=MT6761 LTE-A Smartphone Application Processor Technical Brief V1.0.pdf,company=Ginreen_WCX

MT6761

LTE-A Smartphone Application Processor

Technical Brief

Confidential A

MediaTek Confidential

Page 3 of 67

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Table of Contents

Document Revision History ............................................................................................. 2

Table of Contents .............................................................................................................. 3

Preface ............................................................................................................................. 6

1 System Overview ...................................................................................................... 7

1.1 Highlighted Features Integrated in MT6761 ............................................................................ 7

1.2 Platform Features ...................................................................................................................... 9

1.3 Modem Features....................................................................................................................... 11

1.4 Connectivity Features .............................................................................................................. 13

1.5 Multimedia Features ................................................................................................................ 15

2 Product Description ................................................................................................17

2.1 Pin Description ......................................................................................................................... 17

2.2 Electrical Characteristics ........................................................................................................ 33

2.3 System Configuration.............................................................................................................. 54

2.4 Power-on Sequence .................................................................................................................. 55

2.5 Analog Baseband ..................................................................................................................... 56

2.6 Package Information ............................................................................................................... 65

2.7 Power Delivery Network ......................................................................................................... 66

2.8 Ordering Information .............................................................................................................. 67

Lists of Figures and Tables

Figure 1-1. High-level MT6761 functional block diagram .......................................................................... 8

Figure 2-1. Ball map view ............................................................................................................................ 17

Figure 2-2. LPDDR3 VIX definition .......................................................................................................... 38

Figure 2-3. LPDDR3 single-ended output slew-rate definition ............................................................... 39

Figure 2-4. LPDDR3 differential output slew-rate definition .................................................................. 39

Figure 2-5. LPDDR3 RX mask ................................................................................................................... 39

Figure 2-6. LPDDR4X VIX definition ....................................................................................................... 40

Figure 2-7. LPDDR4X single-ended output slew-rate definition ............................................................ 40

Figure 2-8. LPDDR4X differential output slew-rate definition ................................................................ 41

Figure 2-9. LPDDR4X RX mask ................................................................................................................. 41

Figure 2-10. SPI timing diagram ............................................................................................................... 42

Figure 2-11. I2S master mode timing diagram ......................................................................................... 42

Figure 2-12. I2C timing diagram of standard mode (100kHz) and fast mode (400kHz) ...................... 43

Figure 2-13. MSDC input timing diagram of default speed ..................................................................... 44

Figure 2-14. MSDC output timing diagram of default speed ................................................................... 44

Figure 2-15. MSDC input timing diagram of high speed .......................................................................... 45

Figure 2-16. MSDC output timing diagram of high speed ....................................................................... 46

Figure 2-17. MSDC clock timing diagram of SDR12/SDR25/SDR50/SDR104 mode ............................ 46

Figure 2-18. MSDC input timing diagram of SDR50/SDR104 mode .......................................................47

Figure 2-19. MSDC output timing diagram of fixed data window (SDR12/SDR25/SDR50) .................47

loginid=molbasic01@ginreen.com,time=2018-05-30 11:16:48,ip=113.116.51.226,doctitle=MT6761 LTE-A Smartphone Application Processor Technical Brief V1.0.pdf,company=Ginreen_WCX

MT6761

LTE-A Smartphone Application Processor

Technical Brief

Confidential A

MediaTek Confidential

Page 4 of 67

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Figure 2-20. MSDC output timing diagram of variable window (SDR104) .............................................47

Figure 2-21. MSDC clock timing diagram of DDR50 speed mode .......................................................... 48

Figure 2-22. MSDC input/output timing diagram of DDR50 speed mode ............................................. 49

Figure 2-23. MSDC clock timing diagram of HS200 ............................................................................... 50

Figure 2-24. MSDC input timing diagram of HS200 ............................................................................... 50

Figure 2-25. MSDC output timing diagram of HS200 ............................................................................. 50

Figure 2-26. MSDC input timing diagram of HS400 ................................................................................ 51

Figure 2-27. MSDC output timing diagram of HS400 ............................................................................. 52

Figure 2-28. Power on sequence ................................................................................................................. 55

Figure 2-29. Block diagram of BBRX-ADC ................................................................................................ 57

Figure 2-30. Block diagram of BBTX ........................................................................................................ 59

Figure 2-31. Block diagram of ETDAC ...................................................................................................... 60

Figure 2-32. Block diagram of DETADC .................................................................................................... 61

Figure 2-33. Block diagram of APC-DAC .................................................................................................. 62

Figure 2-34. Outlines and dimensions of VFBGA 11.4mm*11mm, 558-ball, 0.4mm pitch package ..... 65

Figure 2-35. Top marking of MT6761 .........................................................................................................67

Table 2-1. Pin coordinate ............................................................................................................................ 18

Table 2-2. Acronym for pin type ................................................................................................................. 21

Table 2-3. Detailed pin description ........................................................................................................... 22

Table 2-4. Acronym for table of state of pins ............................................................................................ 32

Table 2-5. Absolute maximum ratings for power supply ......................................................................... 33

Table 2-6. Recommended operating conditions for power supply .......................................................... 34

Table 2-7. RTC DC electrical characteristics (DVDD18_IOLT =1.8V) .................................................... 35

Table 2-8. SPI, I2S DC electrical characteristics (DVDD18_IORB =1.8V) ............................................. 35

Table 2-9. I2C0, I2C1, I2C2 DC electrical characteristics (DVDD18_IORB =1.8V) ............................... 36

Table 2-10. I2C3 DC electrical characteristics (DVDD18_IOLB =1.8V) ................................................. 36

Table 2-11. MSDC0 DC electrical characteristics (DVDD28_MSDC0=1.8V) ......................................... 36

Table 2-12. MSDC1 DC electrical characteristics (DVDD28_MSDC1=2.8V/3.3V) ................................ 36

Table 2-13. MSDC1 DC electrical characteristics (DVDD28_MSDC1=1.8V) ........................................... 37

Table 2-14. SIM DC electrical characteristics ............................................................................................ 37

Table 2-15. LPDDR3 AC timing parameter table of external memory interface .................................... 40

Table 2-16. LPDDR4X AC timing parameter table of external memory interface .................................. 41

Table 2-17. SPI AC timing parameters ...................................................................................................... 42

Table 2-18. I2S AC timing parameters ...................................................................................................... 42

Table 2-19. I2C AC timing parameters ...................................................................................................... 43

Table 2-20. MSDC AC timing parameters of default speed ..................................................................... 45

Table 2-21. MSDC AC timing parameters of high speed .......................................................................... 46

Table 2-22. MSDC AC timing parameters of SDR12/SDR25/SDR50/SDR104 mode ............................47

Table 2-23. MSDC AC timing parameters of DDR50 speed mode .......................................................... 49

Table 2-24. MSDC AC timing parameters of HS200 ................................................................................. 51

Table 2-25. MSDC AC timing parameters of HS400 ................................................................................ 52

Table 2-26. SIM AC timing parameters .................................................................................................... 53

Table 2-27. Mode selection ........................................................................................................................ 54

Table 2-28. Constant tied pins ................................................................................................................... 54

Table 2-29. Baseband downlink specifications ......................................................................................... 58

Table 2-30. BBTX specifications................................................................................................................ 59

Table 2-31. ETDAC specifications .............................................................................................................. 60

Table 2-32. DETADC specifications ........................................................................................................... 61