赛灵思Artix-7 FPGA数据手册中文版：性能与特性详解

需积分: 49 175 浏览量更新于2023-05-14 1 收藏 1.89MB PDF 举报

本文档是关于赛灵思(Artrix) 7系列FPGA的数据手册(DS181 v1.25，发布日期：2018年6月18日)，该手册主要针对的是A7系列FPGA产品，它提供了在不同速度等级(-3、-2、-1、-1LI和-2L)下的详细规格。A7 FPGA以其高性能而闻名，主要工作电压为1.0V，但也有针对低功耗设计的-1LI和-2L版本。 - -3速度等级的Artix-7FPGA性能最高，适合需要高速处理的应用。 - -1LI和-2L设备特别设计了较低的最大静态功耗，允许它们在更低的核心电压下运行，从而降低动态功耗。例如，-1LI设备仅支持0.95V核心电压，并且其速度规格与-1等级保持一致。 - -2L设备更为灵活，可以工作在两种核心电压模式：0.9V和1.0V。当工作在1.0V时，其速度规格相当于-2等级。而在0.9V电压下，静态和动态功耗显著减少。 - 除了性能和功耗特性外，Artix-7FPGA还强调了数字信号处理(ADC)和模拟信号处理(AC)的功能特性，这表明它在处理复杂信号处理任务方面具有竞争力。这份翻译后的数据手册对学习FPGA设计的学生来说是非常有价值的参考资料，可以帮助他们理解A7系列FPGA的不同版本特点，以及如何根据应用需求选择合适的速度等级和电源管理策略。然而，由于是翻译版，可能存在一定的翻译误差，所以使用者在参考时需注意核对原文以获取最准确的信息。这份文档涵盖了A7 FPGA的关键参数如电压兼容性、功耗优化、速度性能以及信号处理能力，对于FPGA开发人员和系统设计师来说是一份必备的技术文档。

Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics

DS181 (v1.25) June 18, 2018 www.xilinx.com

Product Specification 11

LVDS DC Specifications (LVDS_25)

DIFF_SSTL18_II 0.300 0.900 1.425 0.100 – (V

CCO

/2) – 0.600 (V

CCO

/2) + 0.600 13.4 –13.4

Notes:

1. V

ICM

is the input common mode voltage.

2. V

is the input differential voltage (Q – Q).

3. V

is the single-ended low-output voltage.

4. V

is the single-ended high-output voltage.

Table 11: LVDS_25 DC Specifications

(1)

Symbol DC Parameter Conditions Min Typ Max Units

CCO

Supply Voltage 2.375 2.500 2.625 V

Output High Voltage for Q and Q R

= 100 Ω across Q and Q signals – – 1.675 V

Output Low Voltage for Q and Q R

= 100 Ω across Q and Q signals 0.700 – – V

ODIFF

Differential Output Voltage:

(Q – Q

), Q = High

–Q), Q=High

= 100 Ω across Q and Q signals 247 350 600 mV

OCM

Output Common-Mode Voltage R

= 100 Ω across Q and Q signals 1.000 1.250 1.425 V

IDIFF

Differential Input Voltage:

(Q – Q

), Q = High

–Q), Q=High

100 350 600 mV

ICM

Input Common-Mode Voltage 0.300 1.200 1.500 V

Notes:

1. Differential inputs for LVDS_25 can be placed in banks with V

CCO

levels that are different from the required level for outputs. Consult the

7 Series FPGAs SelectIO Resources User Guide (UG471

) for more information.

Table 10: Complementary Differential SelectIO DC Input and Output Levels (Cont’d)

I/O Standard

ICM

(1)

(2)

(3)

(4)

V, Min V,Typ V, Max V,Min V, Max V, Max V, Min mA, Max mA, Min

Send Feedback

LVDS_25直流规范

Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics

DS181 (v1.25) June 18, 2018 www.xilinx.com

Product Specification 12

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications from the ISE® Design Suite and

Vivado® Design Suite as outlined in Table 12.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or

Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are

frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting

might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with

this designation are intended to give a better indication of the expected performance of production silicon. The probability

of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been

characterized to provide full correlation between specifications and devices over numerous production lots. There is no

under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest

speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are

representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and

back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.

Table 12: Artix-7 FPGA Speed Specification Version By Device

Version In: Typical V

CCINT

Device

ISE 14.7 Vivado 2018.2 (Table 2)

N/A 1.22 1.0V XC7A12T, XC7A15T, XC7A25T, XC7A35T, XC7A50T, XC7A75T

N/A 1.22 0.95V XC7A12T, XC7A15T, XC7A25T, XC7A35T, XC7A50T, XC7A75T, XC7A100T,

XC7A200T

N/A 1.14 0.9V XC7A12T, XC7A15T, XC7A25T, XC7A35T, XC7A50T, XC7A75T

1.10 1.22 1.0V XC7A100T, XC7A200T

1.07 1.14 0.9V XC7A100T, XC7A200T

N/A 1.15 1.0V XA7A12T, XA7A15T, XA725T, XA7A35T, XA7A50T, XA7A75T

1.07 1.15 1.0V XA7A100T

1.06 1.11 1.0V XQ7A100T, XQ7A200T

N/A 1.11 1.0V XQ7A50T

Send Feedback

AC开关特性

本数据表中的所有值均基于ISE®设计套件和Vivado®设计套件的速度规格，如表12所示

交流开关特性测试

Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics

DS181 (v1.25) June 18, 2018 www.xilinx.com

Product Specification 13

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends

completely on the status of the fabrication process for each device. Table 13 correlates the current status of each Artix-7

device on a per speed grade basis.

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is

released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent

speed specification releases.

Table 14 lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed

specification version and software revisions. The software and speed specifications listed are the minimum releases required

for production. All subsequent releases of software and speed specifications are valid.

Table 13: Artix-7 Device Speed Grade Designations

Device

Speed Grade Designations

Advance Preliminary Production

XC7A12T -3, -2, -1, -1LI (0.95V), and -2LE (0.9V)

XC7A15T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)

XC7A25T -3, -2, -1, -1LI (0.95V), and -2LE (0.9V)

XC7A35T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)

XC7A50T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)

XC7A75T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)

XC7A100T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)

XC7A200T -3, -2, -2LE (1.0V), -1, -1LI (0.95V), and -2LE (0.9V)

XA7A12T -2I, -1I, and -1Q

XA7A15T -2I, -1I, and -1Q

XA7A25T -2I, -1I, and -1Q

XA7A35T -2I, -1I, and -1Q

XA7A50T -2I, -1I, and -1Q

XA7A75T -2I, -1I, and -1Q

XA7A100T -2I, -1I, and -1Q

XQ7A50T -2I, -1I, -1LI (0.95V), and -1M

XQ7A100T -2I, -1I, -1LI (0.95V), and -1M

XQ7A200T -2I, -1I, -1LI (0.95V), and -1M

Table 14: Artix-7 Device Production Software and Speed Specification Release

Device

Speed Grade

1.0V 0.95V 0.9V

-3 -2 -2LE -1 -1Q -1M -1LI -2LE

XC7A12T Vivado tools

2018.2 v1.22

Vivado tools 2017.4 v1.20 N/A N/A Vivado tools

2017.4 v1.20

Vivado tools

2018.1 v1.14

XC7A15T Vivado tools 2014.4 v1.14 N/A N/A Vivado tools

2014.4 v1.14

Vivado tools

2014.4 v1.10

XC7A25T Vivado tools

2018.2 v1.22

Vivado tools 2017.4 v1.20 N/A N/A Vivado tools

2017.4 v1.20

Vivado tools

2018.1 v1.14

XC7A35T Vivado tools 2013.4 v1.11 N/A N/A Vivado tools

2014.4 v1.14

Vivado tools

2013.4 v1.08

Send Feedback

速度等级

软件和速度等级

剩余63页未读，继续阅读

sun459114000

粉丝: 4
资源: 22

赛灵思Artix-7 FPGA数据手册中文版：性能与特性详解

ds181_Artix_7_Data_Sheet

DIGILENT官方指导手册（中文）_你的Nexys 4DDR第一个入门实验

S09《ZYNQ修炼秘籍》-OpenHW社区

ds181_Artix_7_Data_Sheet.pdf

S02《Artix7修炼秘籍》MIG_DDR内存应用_ARTIX7内存_artix7ddr3_MIG_Artix7修炼秘籍_Ar

开发板资料.part2_蓝牙_ego1_ego1资料_Artix-7_artix7_

QMTECH_Artix-7_XC7A100T_Starter_Kit-用户手册(硬件-核心板)-V01.pdf

Artix_7_led_流水灯_FPGAverilog_Artix-7_

nexya7_Artix-7_数字麦克风_fpga_数字麦克风FPGA_xc7a100t_源码.rar.rar

nexya7_Artix-7_数字麦克风_fpga_数字麦克风FPGA_xc7a100t.zip

最新资源