没有合适的资源?快使用搜索试试~ 我知道了~
首页pg057-fifo-generator.pdf
资源详情
资源评论
资源推荐
FIFO Generator v13.2
LogiCORE IP Product Guide
Vivado Design Suite
PG057 October 4, 2017
FIFO Generator v13.2 www.xilinx.com 2
PG057 October 4, 2017
Table of Contents
IP Facts
Chapter 1: Overview
Native Interface FIFOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
AXI Interface FIFOs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Feature Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Licensing and Ordering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Chapter 2: Product Specification
Performance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Resource Utilization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Port Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Chapter 3: Designing with the Core
General Design Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Initializing the FIFO Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
FIFO Usage and Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Clocking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Actual FIFO Depth . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Latency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
Special Design Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151
Chapter 4: Design Flow Steps
Customizing and Generating the Native Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Customizing and Generating the AXI Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
Constraining the Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185
Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185
Synthesis and Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187
Chapter 5: Detailed Example Design
Implementing the Example Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188
Send Feedback
FIFO Generator v13.2 www.xilinx.com 3
PG057 October 4, 2017
Simulating the Example Design. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189
Chapter 6: Test Bench
Test Bench Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190
Customizing the Demonstration Test Bench . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191
Messages and Warnings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192
Appendix A: Verification, Compliance, and Interoperability
Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
Appendix B: Debugging
Finding Help on Xilinx.com . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194
Debug Tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195
Simulation Debug. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
Hardware Debug . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
Interface Debug . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
Appendix C: Upgrading
Migrating to the Vivado Design Suite. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198
Upgrading in the Vivado Design Suite . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198
Appendix D: dout Reset Value Timing
Appendix E: FIFO Generator Files
Appendix F: Supplemental Information
Appendix G: Additional Resources and Legal Notices
Xilinx Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 218
Documentation Navigator and Design Hubs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 218
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 219
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 219
Please Read: Important Legal Notices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221
Send Feedback
FIFO Generator v13.2 www.xilinx.com 4
PG057 October 4, 2017 Product Specification
Introduction
The Xilinx LogiCORE™ IP FIFO Generator core is
a fully verified first-in first-out (FIFO) memory
queue for applications requiring in-order
storage and retrieval. The core provides an
optimized solution for all FIFO configurations
and delivers maximum performance (up to 500
MHz) while utilizing minimum resources.
Delivered through the Vivado® Design Suite,
you can customize the width, depth, status
flags, memory type, and the write/read port
aspect ratios.
The FIFO Generator core supports Native
interface FIFOs, AXI Memory Mapped interface
FIFOs and AXI4-Stream interface FIFOs. Native
interface FIFO cores are optimized for
buffering, data width conversion and clock
domain decoupling applications, providing
ordered storage and retrieval.
AXI Memory Mapped and AXI4-Stream
interface FIFOs are derived from the Native
interface FIFO. Three AXI Memory Mapped
interface styles are available: AXI4, AXI3 and
AXI4-Lite.
For more details on the features of each
interface, see Feature Summary in Chapter 1.
IP Facts
LogiCORE IP Facts Table
Core Specifics
Supported
Device
Family
(1)
UltraScale+™ Families,
UltraScale™ Architecture, Zynq®-7000, 7 Series
Supported
User Interfaces
Native, AXI4-Stream, AXI4, AXI3, AXI4-Lite
Resources Performance and Resource Utilization web page
Provided with Core
Design Files Encrypted RTL
Example
Design
VHDL
Test Bench VHDL
Constraints
File
XDC
Simulation
Model
Verilog Behavioral
(2)
Supported
S/W Driver
N/A
Tested Design Fl ows
(4)
Design Entry Vivado Design Suite
Simulation
(3)
For other supported simulators, see the Xilinx
Design Tools: Release Notes Guide.
Synthesis Vivado Synthesis
Support
Provided by Xilinx at the Xilinx Support web page
Notes:
1. For a complete listing of supported devices, see the Vivado IP
catalog.
2. Behavioral model does not model synchronization delay.
See
Simulation in Chapter 4 for details.
3. The FIFO Generator core supports the UniSim simulation
model.
4. For the supported versions of the tools, see the Xilinx Design
Tools: Release Notes Guide.
Send Feedback
FIFO Generator v13.2 www.xilinx.com 5
PG057 October 4, 2017
Chapter 1
Overview
The FIFO Generator core is a fully verified first-in first-out memory queue for use in any
application requiring ordered storage and retrieval, enabling high-performance and
area-optimized designs. The core provides an optimized solution for all FIFO configurations
and delivers maximum performance (up to 500 MHz) while using minimum resources.
This core supports Native interface FIFOs, AXI Memory Mapped interface FIFOs and
AXI4-Stream interface FIFOs. AXI Memory Mapped and AXI4-Stream interface FIFOs are
derived from the Native interface FIFO. Three AXI Memory Mapped interface styles are
available: AXI4, AXI3 and AXI4-Lite.
This core can be customized using the Vivado IP customizers in the IP catalog as a complete
solution with control logic already implemented, including management of the read and
write pointers and the generation of status flags.
Note:
The Memory Mapped interface FIFO and AXI4-Stream interface FIFO are referred as "AXI
FIFO" throughout this document.
Native Interface FIFOs
The Native interface FIFO can be customized to utilize block RAM, distributed RAM or
built-in FIFO resources available in some FPGA families to create high-performance,
area-optimized FPGA designs.
Standard mode and First Word Fall Through are the two operating modes available for
Native interface FIFOs.
Send Feedback
剩余220页未读,继续阅读
Gate_coding
- 粉丝: 10
- 资源: 17
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- RTL8188FU-Linux-v5.7.4.2-36687.20200602.tar(20765).gz
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
- SPC统计方法基础知识.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0