usb-vip-ds.pdf

需积分: 10 56 浏览量更新于2023-05-14 收藏 647KB PDF 举报

Overview Synopsys VC Verification IP for USB provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve rapid verification of USB Host, Device and Hub designs supporting USB 3.2 dual lane, Super speed plus, SuperSpeed, High Speed, Full Speed and Low Speed modes. VC VIP is based on next generation architecture and implemented in native System Verilog/UVM, which eliminates the need for language translation wrappers that affects performance and ease-of-use. VIP can be integrated, configured and customized easily with minimal effort. Testbench development is accelerated with the assistance of built-in verification plans, functional coverage, example tests and comprehensive collection of sequences.

DATASHEET

synopsys.com/VIP

Overview

Synopsys VC Verification IP for USB provides a comprehensive set of protocol,

methodology, verification and productivity features, enabling users to achieve

rapid verification of USB Host, Device and Hub designs supporting USB

3.2 dual lane, Super speed plus, SuperSpeed, High Speed, Full Speed and

Low Speed modes.

VC VIP is based on next generation architecture and implemented in native

System Verilog/UVM, which eliminates the need for language translation

wrappers that affects performance and ease-of-use. VIP can be integrated,

configured and customized easily with minimal effort. Testbench development is

accelerated with the assistance of built-in verification plans, functional coverage,

example tests and comprehensive collection of sequences.

Stimulus

Generator(s)

Protocol

Link

Physical

Functional

coverage

Phase

control

USB

Serial, PIPE4/3-MAC,

HSIC, UTMI, ULPI,

SSIC-MPHY,

SSIC RMMI

PIPE4/3-PHY,

RMMI-PHY,

UTMI-PHY,

ULPI-PHY, eUSB2

Highlights

• Native SystemVerilog/UVM

• Source code Test Suite (Optional)

• Runs on all major simulators

• Built-in verification plan and coverage

• Extensive protocol checks

• Verdi integrated protocol-aware debug

• Debug ports

• Error injection and exceptions

Key Features

• USB 3.2, 3.1, 3.0, 2.0

• eUSB2 Native and Repeater modes

• On-The-Go (OTG) 3.0, 2.0

• Host and Device modes

• Hub model for 3.2/3.1/3.0/2.0

• Protocol Layer

– Bulk, Control, Interrupt and ISOC

– Data Bursting

– SS Bulk Stream

– LMP, SOF and ITP Generation

– USB 2.0 Split

• Link Layer

– LTSSM with full control to

start in any state

– SS Power Management

– Cable attach and detach

– 2.0 LPM, suspend and resume

– Speed Fall-back and Fall-forward

– Test Mode

• Physical Layer

– ESS PIPE3, ESS PIPE4, ESS serial

– USB 2.0 Serial and HSIC

with clock recovery

– UTMI, ULPI, SSIC Serial, SSIC RMMI

VC Verification IP for USB

下载后可阅读完整内容，剩余1页未读，立即下载

礼茶的贤

粉丝: 196
资源: 13

USB VIP datasheet

USB Share(V2.0)

论文研究-一种改进的树突状细胞算法--DCA-DS .pdf

MAN-G-DS301.pdf

MAN-G-DS402.pdf

TK-DS-DS.github.io

JLean-4DS.exe.config

USB单片机CH554/CH559实用例程代码-CH558DS1.PDF

389-ds-base-1.2.10.2-15.el6.i686.rpm

389-ds-base-1.2.11.15-11.el6.i686.rpm

最新资源